National Semiconductor

AH5020C Monolithic Analog Current Switch

General Description

This versatile dual monolithic JFET analog switch economically fulfills a wide variety of multiplexing and analog switching applications.

These switches may be driven directly from standard 5V logic.

The monolithic construction guarantees tight resistance match and track.

Features

- Interfaces with standard TTL
- "ON" resistance match
- Low "ON" resistance
- Very low leakage
- Large analog signal range
- High switching speed
- Excellent isolation between channels

Applications

- A/D and D/A converters
- Micropower converters
- Industrial controllers
- Position controllers
- Data acquisition
- Active filters
- Signal multiplexers/demultiplexers
- Multiple channel AGC
- Quad compressors/expanders
- Choppers/demodulators
- Programmable gain amplifiers
- High impedance voltage buffer

TL/H/5166-1

Sample and hold

For voltage switching applications see LF13201, LF13202, LF13331, LF13332, and LF13333 Analog Switch Family, or the CMOS Analog Switch Family.

Connection and Schematic Diagrams (All switches shown are for logical "1")

2Ω

150Ω


50 pA

150 ns


80 dB


at 1 kHz

±10V peak



Top View





Note: All diode cathodes are internally connected to the substrate.

Absolute Maximum Ratings (Note 1)

Negative Analog Signal Voltage

Diode Current

If Military/Aerospace specified devices are required, please contact the National Semiconducto Office/Distributors for availability and specification input Voltage Positive Analog Signal Voltage

or Sales	Power Dissipation	500 mW
cations.	Operating Temp. Range	-25°C to +85°C
30V	Storage Temperature Range	-65°C to +150°C
30V	Lead Temp. (Soldering, 10 seconds)	300°C
-15V	,	

Drain Current

Electrical Characteristics (Notes 2 and 3)

Symbols	Parameter	Conditions	Тур	Max	Units
I _{GSX}	Input Current "OFF"	$V_{GD} = 4.5V, V_{SD} = 0.7V$ $V_{GD} = 11V, V_{SD} = 0.7V$ $T_A = 85^{\circ}C, V_{GD} = 11V, V_{SD} = 0.7V$	0.01 0.01	0.1 0.2 10	nA nA nA
ID(OFF)	Leakage Current "OFF"	$V_{SD} = 0.7V, V_{GS} = 3.8V$ $T_A = 85^{\circ}C$	0.01	0.2 10	nA nA
IG(ON)	Leakage Current "ON"	$V_{GD} = 0V, I_S = 1 mA$ $T_A = 85^{\circ}C$	0.08	1 200	nA nA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = 2 mA$ $T_A = 85^{\circ}C$	0.13	5 10	nA μA
IG(ON)	Leakage Current "ON"	$V_{GD} = 0V, I_S = -2 \text{ mA}$ $T_A = 85^{\circ}C$	0.1	10 20	nA μA
^r DS(ON)	Drain-Source Resistance	$V_{GS} = 0.5V, I_S = 2 \text{ mA}$ $T_A = +85^{\circ}C$	90	150 240	Ω Ω
VDIODE	Forward Diode Drop	$I_D = 0.5 \mathrm{mA}$		0.8	v
rds(ON)	Match	$V_{GS} = 0, I_{D} = 1 \text{ mA}$	2	20	Ω
T _{ON}	Turn "ON" Time	See ac Test Circuit	150	500	ns
T _{OFF}	Turn "OFF" Time	See ac Test Circuit	300	500	ns
CT	Cross Talk	See ac Test Circuit	120		dB

10 mA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: Test conditions 25°C unless otherwise noted.

Note 3: "OFF" and "ON" notation refers to the conduction state of the FET switch.


Note 4: Thermal Resistance:

θ_{JA} (Junction to Ambient)N/A θ_{JC} (Junction to Case)N/A AH5020C

30 mA

Test Circuits

AH5020C





TL/H/5166-3

≦ 10k

VOUT

Switching Time Waveforms





2-23

AH5020C

Applications Information

THEORY OF OPERATION

The AH5020 analog switches are primarily intended for operation in current mode switch applications; i.e., the drains of the FET switch are held at or near ground by operating into the summing junction of an operational amplifier. Limiting the drain voltage to under a few hundred millivolts eliminates the need for a special gate driver, allowing the switches to be driven directly by standard TTL.

If only one of the two switches in each package is used to apply an input signal to the input of an op amp, the other switch FET can be placed in the feedback path in order to compensate for the "ON" resistance of the switch FET as shown in *Figure 1*.

The closed-loop gain of Figure 1 is:

$$A_{VCL} = -\frac{R2 + r_{DS(ON)Q2}}{R1 + r_{DS(ON)Q1}}$$

For R1 = R2, gain accuracy is determined by the $r_{DS(ON)}$ match between Q1 and Q2. Typical match between Q1 and Q2 is 2Ω resulting in a gain accuracy of 0.02% (for R1 = R2 = 10 k Ω).

NOISE IMMUNITY

The switches with the source diodes grounded exhibit improved noise immunity for positive analog signals in the "OFF" state. With $V_{IN} = 15V$ and the $V_A = 10V$, the source of Q1 is clamped to about 0.7V by the diode ($V_{GS} = 14.3V$) ensuring that ac signals imposed on the 10V input will not gate the FET "ON".

SELECTION OF GAIN SETTING RESISTORS

Since the AH5020 analog switches are operated in current mode, it is generally advisable to make the signal current as large as possible. However, current through the FET switch tends to forward bias the source to gate junction and the signal shunting diode resulting in leakage through these junctions. As shown in *Figure 2*, $I_{G(ON)}$ represents a finite error in the current reaching the summing junction of the op amp.

Secondly, the $r_{DS(ON)}$ of the FET begins to "round" as I_S approaches $I_{DSS}.$ A practical rule of thumb is to maintain I_S at less than \mathcal{V}_{10} of $I_{DSS}.$


Combining the criteria from the above discussion yields:

$$R1_{(MIN)} \ge \frac{V_{A(MAX)}A_D}{I_{G(ON)}}$$
(2a)

or:

whichever is larger.

IDSS/



Applications Information (Continued)

Where V_{A(MAX)} = Peak amplitude of the analog input signal

- A_D = Desired accuracy
- IG(ON) = Leakage at a given IS
- IDSS = Saturation current of the FET switch = 20 mA
- In a typical application, V_A might = \pm 10V, A_D = 0.1%, 0°C \leq T_A \leq 85°C. The criterion of equation (2b) predicts:

$$R1_{(MIN)} \ge \frac{10V}{\frac{20 \text{ mA}}{10}} = 5 \text{ k}\Omega$$

For R1 = 5k, $I_S \approx 10V/5k$ or 2 mA. The electrical characteristics guarantee an $I_{G(ON)} \leq 1\mu A$ at 85°C for the AH5020. Per the criterion of equation (2a):

$$R1_{(MIN)} \ge \frac{(10V)(10^{-3})}{1 \times 10^{-6}} \ge 10 \text{ k}\Omega$$

Since equation (2a) predicts a higher value, the 10k resistor should be used.

The "OFF" condition of the FET also affects gain accuracy. As shown in *Figure 3*, the leakage across Q2, $I_{D(OFF)}$ represents a finite error in the current arriving at the summing junction of the op amp.

Accordingly:

$$R1_{(MAX)} \leq \frac{V_{A(MIN)} A_D}{(A_1)}$$

Ν

Where V_{A(MIN)} = Minimum value for the analog input signal

= Number of channels

ID(OFF) = "OFF" leakage of a given FET switch

As an example, if N = 10, A_D=0.1%, and I_D(OFF) \leq 10 nA at 85°C for the AH5020. R1(MAX) is:

Selection of R2, of course, depends on the gain desired and for unity gain R1 = R2.

Lastly, the foregoing discussion has ignored resistor tolerances, input bias current and offset voltage of the op amp — all of which should be considered in setting the overall gain accuracy of the circuit.




FIGURE 3. Off Leakage Current, ID(OFF)

TL/H/5166-16

Applications Information (Continued)

TTL COMPATIBILITY

Standard TTL gates pull-up to about 3.5V (no load). In order to ensure turn-off of the AH5020, a pull-up resistor, R_{EXT} of at least 10 k Ω should be placed between the 5V V_{cc} and the gate output as shown in *Figure 4*.

DEFINITION OF TERMS

The terms referred to in the electrical characteristics tables are as defined in *Figure 5*.

TL/H/5166-17

TL/H/5166-18




FIGURE 4. Interfacing with +5V TTL




FIGURE 5. Definition of Terms

