Features

- Single-voltage Read/Write Operation: 2.7V to 3.6V (BV), 3.0V to 3.6V (LV)
- Fast Read Access Time 70 ns
- Internal Erase/Program Control
- Sector Architecture
 - One 8K Word (16K Bytes) Boot Block with Programming Lockout
 - Two 4K Word (8K Bytes) Parameter Blocks
 - One 112K Word (224K Bytes) Main Memory Array Block
- Fast Sector Erase Time 10 Seconds
- Byte-by-byte or Word-by-word Programming 30 μs Typical
- Hardware Data Protection
- Data Polling for End of Program Detection
- Low Power Dissipation
 - 25 mA Active Current
 - 50 µA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49BV/LV2048A is a 3-volt, 2-megabit Flash memory organized as 262,144 words of 8 bits each or 128K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 67 mW at 2.7V read. When deselected, the CMOS standby current is less than 50 μ A.

The device contains a user-enabled "boot block" protection feature. The AT49BV/LV2048A locates the boot block at lowest order addresses ("bottom boot").

To allow for simple in-system reprogrammability, the AT49BV/LV2048A does not require high input voltages for programming. Reading data out of the device is similar to reading from an EPROM; it has standard $\overline{\text{CE}}$, $\overline{\text{OE}}$ and $\overline{\text{WE}}$ inputs to avoid bus contention. Reprogramming the AT49BV/LV2048A is performed by first erasing a block of data and then programming on a byte-by-byte or word-by-word basis.


Pin Configurations

| Pin Name | Function |
|--------------|--|
| A0 - A16 | Addresses |
| CE | Chip Enable |
| ŌE | Output Enable |
| WE | Write Enable |
| RESET | Reset |
| VPP | VPP can be left unconnected or connected to VCC, GND, 5V or 12V. The input has no effect on the operation of the device. |
| I/O0 - I/O15 | Data Inputs/Outputs |
| I/O15(A-1) | I/O15 (Data Input/Output, Word Mode) A-1 (LSB Address Input, Byte Mode) |
| BYTE | Selects Byte or Word Mode |
| NC | No Connect |



2-megabit
(256K x 8/
128K x 16)
Single 2.7-volt
Battery-Voltage[™]
Flash Memory

AT49BV2048A AT49LV2048A








AT49BV/LV2048A SOIC (SOP)

| | | | 1 |
|---------|----|----|-------------|
| VPP [| 1 | 44 | RESET |
| NC - | 2 | 43 | H WE |
| | l | | |
| NC = | 3 | 42 | □ A8 |
| A7 🗀 | 4 | 41 | □ A9 |
| A6 🗀 | 5 | 40 | □ A10 |
| A5 🗀 | 6 | 39 | □ A11 |
| A4 🗀 | 7 | 38 | □ A12 |
| A3 🗀 | 8 | 37 | ☐ A13 |
| A2 🗀 | 9 | 36 | □ A14 |
| A1 🗀 | 10 | 35 | □ A15 |
| A0 🗀 | 11 | 34 | □ A16 |
| CE 🗀 | 12 | 33 | □ BYTE |
| GND □ | 13 | 32 | ☐ GND |
| OE _ | 14 | 31 | ☐ I/O15/A-1 |
| I/O0 | 15 | 30 | □ I/O7 |
| I/O8 | 16 | 29 | □ I/O14 |
| I/O1 | 17 | 28 | □ I/O6 |
| I/O9 | 18 | 27 | □ I/O13 |
| I/O2 | 19 | 26 | □ I/O5 |
| I/O10 🗀 | 20 | 25 | □ I/O12 |
| I/O3 | 21 | 24 | □ I/O4 |
| I/O11 | 22 | 23 | □ vcc |
| | | | |
| | | | |

AT49BV/LV2048A TSOP Top View Type 1



Note: "•" denotes a white dot on the package.


The device is erased by executing the Erase command sequence; the device internally controls the erase operation. The memory is divided into four blocks for erase operations. There are two 4K word parameter block sections, the boot block, and the main memory array block. The typical number of program and erase cycles is in excess of 10,000 cycles.

The 8K word boot block section includes a reprogramming lock out feature to provide data integrity. This feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The boot sector is designed to contain user secure code.

The BYTE pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE pin is set at a logic "1" or left open, the device is in word configuration, I/O0 - I/O15 are active and controlled by \overline{CE} and \overline{OE} .

If the BYTE pin is set at logic "0", the device is in byte configuration, and only data I/O pins I/O0 - I/O7 are active and controlled by \overline{CE} and \overline{OE} . The data I/O pins I/O8 - I/O14 are tristated and the I/O15 pin is used as an input for the LSB (A-1) address function.

AT49BV/LV2048 A Block Diagram



Device Operation

READ: The AT49BV/LV2048A is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode, depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ input with $\overline{\text{CE}}$ or $\overline{\text{WE}}$ low (respectively) and $\overline{\text{OE}}$ high. The address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V <Symbol 10pt>± 0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see "Boot Block Programming Lockout Override" section).

ERASURE: Before a byte or word can be reprogrammed, it must be erased. The erased state of memory bits is a logic "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands.

CHIP ERASE: The entire device can be erased at one time by using the 6-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is $t_{\rm EC}$.

If the boot block lockout has been enabled, the chip erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. After the chip erase, the device will return to the read or standby mode.





SECTOR ERASE: As an alternative to a full chip erase, the device is organized into four sectors that can be individually erased. There are two 4K word parameter block sections, one boot block, and the main memory array block. The Sector Erase command is a six-bus cycle operation. The sector address is latched on the falling \overline{WE} edge of the sixth cycle while the 30H data input command is latched at the rising edge of \overline{WE} . The sector erase starts after the rising edge of \overline{WE} of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. Whenever the main memory block is erased and reprogrammed, the two parameter blocks should be erased and reprogrammed before the main memory block is erased again. Whenever a parameter block is erased and reprogrammed, the other parameter block should be erased and reprogrammed, the main memory block and the parameter blocks should be erased and reprogrammed, the main memory block and the parameter blocks should be erased and reprogrammed before the boot block is erased again.

BYTE/WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logic "0") on a byte-by-byte or word-by-word basis. Programming is accomplished via the internal device command register and is a four-bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified $t_{\rm BP}$ cycle time. The $\overline{\rm Data}$ Polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write-protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from the following address location will show if programming the boot block is locked out – 00002H. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see "Operating Modes" (for hardware operation) or "Software Product Identification Entry/Exit" on page 13. The manufacturer and device codes are the same for both modes.

DATA POLLING: The AT49BV/LV2048A features Data Polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. Data Polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to Data Polling, the AT49BV/LV2048A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49BV/LV2048A in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) V_{CC} power on delay: once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address and control inputs (\overline{OE} , \overline{CE} and \overline{WE}) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V_{CC} + 0.6V.





Command Definition (in Hex)⁽¹⁾

| Command | Bus | 1st Cy | Bus cle | 2nd Cyc | | 3rd Cy | | 4th Cy | | 5th I | | 6th Cy | |
|-----------------------------------|--------|-----------|------------------|------------|------|-----------|------|-----------|-----------------|-------|------|-------------------|------|
| Sequence | Cycles | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read | 1 | Addr | D _{OUT} | | | | | | | | | | |
| Chip Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 10 |
| Sector Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | SA ⁽⁴⁾ | 30 |
| Byte/Word Program | 4 | 5555 | AA | 2AAA | 55 | 5555 | A0 | Addr | D _{IN} | | | | |
| Boot Block Lockout ⁽²⁾ | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 40 |
| Product ID Entry | 3 | 5555 | AA | 2AAA | 55 | 5555 | 90 | | | | | | |
| Product ID Exit ⁽³⁾ | 3 | 5555 | AA | 2AAA | 55 | 5555 | F0 | | | | | | |
| Product ID Exit ⁽³⁾ | 1 | xxxx | F0 | | | | | | | | | | |

Notes:

- 1. The DATA FORMAT in each bus cycle is as follows: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex). The ADDRESS FORMAT in each bus cycle is as follows: A15 A0 (Hex), A-1, and A15 A16 (Don't Care).
- 2. The boot sector has the address range 00000H to 01FFFH.
- 3. Either one of the Product ID Exit commands can be used.
- 4. SA = sector addresses: (A16 A0)
 - SA = 01XXX for BOOT BLOCK
 - SA = 02XXX for PARAMETER BLOCK 1
 - SA = 03XXX for PARAMETER BLOCK 2
 - SA = 1FXXX for MAIN MEMORY ARRAY

Absolute Maximum Ratings*

| Temperature under Bias55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V |
| All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V |
| Voltage on RESET with Respect to Ground0.6V to +13.5V |

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

| | | AT49LV2048A-70 | AT49BV2048A-90 | AT49BV2048A-12 |
|------------------------------|------|----------------|----------------|----------------|
| Operating | Com. | 0°C - 70°C | 0°C - 70°C | 0°C - 70°C |
| Temperature (Case) | Ind. | N/A | -40°C - 85°C | -40°C - 85°C |
| V _{CC} Power Supply | | 3.0V - 3.6V | 2.7V - 3.6V | 2.7V - 3.6V |

Operating Modes

| Mode | CE | ŌĒ | WE | RESET | Ai | I/O |
|------------------------------|-----------------|------------------|-----------------|---|---|----------------------------------|
| Read | V _{IL} | V_{IL} | V _{IH} | V _{IH} | Ai | D _{OUT} |
| Program/Erase ⁽²⁾ | V _{IL} | V_{IH} | V _{IL} | V _{IH} | Ai | D _{IN} |
| Standby/Program Inhibit | V _{IH} | X ⁽¹⁾ | Х | V _{IH} | х | High-Z |
| Program Inhibit | Х | Х | V _{IH} | V _{IH} | | |
| | Х | V_{IL} | Х | V _{IH} | | |
| Output Disable | Х | V_{IH} | Х | V _{IH} | | High-Z |
| Reset | Х | Х | Х | V _{IL} | X | High-Z |
| Product Identification | | | | | | |
| Hardware | ., | ., | .,, | ., | A1 - A16 = V_{IL} , A9 = $V_{H}^{(3)}$ A0 = V_{IL} | Manufacturer Code ⁽⁴⁾ |
| | V _{IL} | V_{IL} | V _{IH} | V_{IH} V_{IH} $A1 - A16 = V_{IL}, A9 = V_{H}^{(3)}$ $A0 = V_{IH}$ | | Device Code ⁽⁴⁾ |
| Software ⁽⁵⁾ | | | | | A0 = V _{IL} , A1 - A16 = V _{IL} | Manufacturer Code ⁽⁴⁾ |
| | | | | V _{IH} | A0 = V _{IH} , A1 - A16 = V _{IL} | Device Code ⁽⁴⁾ |

- - 3. $V_H = 12.0V < Symbol 10pt > \pm 0.5V$.
 - 4. Manufacturer Code: 001FH
 - Device Code: 0082H
 - 5. See details under "Software Product Identification Entry/Exit" on page 13.

DC Characteristics

| Symbol | Parameter | Condition | Min | Max | Units |
|--------------------------------|--------------------------------------|---|-----|------|-------|
| I _{LI} | Input Load Current | $V_{IN} = 0V \text{ to } V_{CC}$ | | 10.0 | μA |
| I _{LO} | Output Leakage Current | V _{I/O} = 0V to V _{CC} | | 10.0 | μA |
| I _{SB1} | V _{CC} Standby Current CMOS | $\overline{\text{CE}} = V_{\text{CC}} - 0.3V \text{ to } V_{\text{CC}}$ | | 50.0 | μΑ |
| I _{SB2} | V _{CC} Standby Current TTL | CE = 2.0V to V _{CC} | | 0.5 | mA |
| I _{CC} ⁽¹⁾ | V _{CC} Active Current | f = 5 MHz; I _{OUT} = 0 mA | | 25.0 | mA |
| V _{IL} | Input Low Voltage | | | 0.6 | ٧ |
| V _{IH} | Input High Voltage | | 2.0 | | V |
| V _{OL} | Output Low Voltage | I _{OL} = 2.1 mA | | 0.45 | ٧ |
| V _{OH} | Output High Voltage | I _{OH} = -400 μA | 2.4 | | V |


Note: In the erase mode, $\rm I_{\rm CC}$ is 50 mA.



AC Read Characteristics

| | | AT49LV2048A-70 | | AT49BV2048A-90 | | AT49BV2048A-12 | | |
|-----------------------------------|--|----------------|-----|----------------|-----|----------------|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units |
| t _{ACC} | Address to Output Delay | | 70 | | 90 | | 120 | ns |
| t _{CE} ⁽¹⁾ | ∇E to Output Delay | | 70 | | 90 | | 120 | ns |
| t _{OE} ⁽²⁾ | OE to Output Delay | 0 | 35 | 0 | 40 | 0 | 50 | ns |
| t _{DF} ⁽³⁾⁽⁴⁾ | CE or OE to Output Float | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| t _{OH} | Output Hold from OE, CE or Address, whichever occurred first | 0 | | 0 | | 0 | | ns |
| t _{RO} | RESET to Output Delay | | 800 | | 800 | | 800 | ns |

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .

 2. \overline{OE} may be delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.

 3. t_{DF} is specified from OE or CE, whichever occurs first (C_L = 5 pF).


 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

| Symbol | Тур | Max Units | | Conditions |
|------------------|-----|-----------|----|-----------------------|
| C _{IN} | 4 | 6 | pF | $V_{IN} = 0V$ |
| C _{OUT} | 8 | 12 | pF | V _{OUT} = 0V |

Note: This parameter is characterized and is not 100% tested.




AC Word Load Characteristics


| Symbol | Parameter | Min | Max | Units |
|------------------------------------|--|-----|-----|-------|
| t _{AS} , t _{OES} | Address, OE Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | 70 | | ns |
| t _{CS} | Chip Select Setup Time | 0 | | ns |
| t _{CH} | Chip Select Hold Time | 0 | | ns |
| t _{WP} | Write Pulse Width (WE or CE) | 70 | | ns |
| t _{DS} | Data Setup Time | 70 | | ns |
| t _{DH} , t _{OEH} | Data, $\overline{\text{OE}}$ Hold Time | 0 | | ns |
| t _{WPH} | Write Pulse Width High | 50 | | ns |

AC Byte/Word Load Waveforms

WE Controlled




CE Controlled




Program Cycle Characteristics

| Symbol | Parameter | Min | Тур | Max | Units |
|------------------|----------------------------|-----|-----|-----|---------|
| t _{BP} | Byte/Word Programming Time | | 30 | | μs |
| t _{AS} | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 70 | | | ns |
| t _{DS} | Data Setup Time | 70 | | | ns |
| t _{DH} | Data Hold Time | 0 | | | ns |
| t _{WP} | Write Pulse Width | 70 | | | ns |
| t _{WPH} | Write Pulse Width High | 50 | | | ns |
| t _{EC} | Erase Cycle Time | | | 10 | seconds |

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

- 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under Command Definitions.)
- 3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.






Data Polling Characteristics⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Units |
|------------------|-----------------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | ŌĒ to Output Delay ⁽²⁾ | | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OF} spec in "AC Read Characteristics" on page 8.

Data Polling Waveforms




Toggle Bit Characteristics(1)

| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------|--|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| t _{OEH} | OE Hold Time | 10 | | | ns |
| t _{OE} | \overline{OE} to Output Delay ⁽²⁾ | | | | ns |
| t _{OEHP} | OE High Pulse | 150 | | | ns |
| t _{WR} | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in "AC Read Characteristics" on page 8.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.

Software Product Identification Entry⁽¹⁾ Boot Block Lockout Enable Algorithm⁽¹⁾




Software Product Identification Exit(1)(6)



- Notes: 1. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A15 - A0 (Hex), A-1, and A15 - A16 (Don't Care).
 - 2. $A1 A16 = V_{IL}$.

Manufacturer Code is read for $A0 = V_{IL}$; Device Code is read for $A0 = V_{IH}$.

- 3. The device does not remain in identification mode if powered
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 001FH Device Code: 0082H
- 6. Either one of the Product ID Exit commands can be used.



- 7. Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A15 - A0 (Hex), A-1, and A15 - A16 (Don't
- 8. Boot Block Lockout feature enabled.





Ordering Information


| t _{ACC} | I _{CC} (mA) | | | | | |
|------------------|----------------------|---------|------------------|---------|-----------------|--|
| (ns) | Active | Standby | Ordering Code | Package | Operation Range | |
| 70 | 25 | 0.05 | AT49LV2048A-70RC | 44R | Commercial | |
| | | | AT49LV2048A-70TC | 48T | (0° to 70°C) | |
| 90 | 25 | 0.05 | AT49BV2048A-90TC | 48T | Commercial | |
| | | | | | (0° to 70°C) | |
| | | | AT49BV2048A-90TI | 48T | Industrial | |
| | | | | | (-40° to 85°C) | |
| 120 | 25 | 0.05 | AT49BV2048A-12TC | 48T | Commercial | |
| | | | | | (0° to 70°C) | |
| | | | AT49BV2048A-12TI | 48T | Industrial | |
| | | | | | (-40° to 85°C) | |


| Package Type | | | | | |
|--------------|--|--|--|--|--|
| 44R | 44-lead, 0.525" Wide, Plastic Gull Wing Small Outline (SOIC) | | | | |
| 48T | 48-lead, 12 x 20 mm, Plastic Thin Small Outline Package (TSOP) | | | | |


Packaging Information

44R - SOIC

Dimensions in Millimeters and (Inches). Controlling dimension: Inches.







04/11/01 D. **REV.**

2325 Orchard Parkway San Jose, CA 95131 TITLE

 $\textbf{44R},\, \textbf{44-lead}\; (\textbf{0.525"}\; \textbf{Body})\; \textbf{Plastic Gull Wing Small Outline}\; (\textbf{SOIC})$


DRAWING NO. 44R

Α





48T - TSOP



Notes:

- 1. This package conforms to JEDEC reference MO-142, Variation DD.
- 2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
- 3. Lead coplanarity is 0.10 mm maximum.

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|-------|-------|-------|--------|
| Α | - | - | 1.20 | |
| A1 | 0.05 | ı | 0.15 | |
| A2 | 0.95 | 1.00 | 1.05 | |
| D | 19.80 | 20.00 | 20.20 | |
| D1 | 18.30 | 18.40 | 18.50 | Note 2 |
| E | 11.90 | 12.00 | 12.10 | Note 2 |
| L | 0.50 | 0.60 | 0.70 | |
| L1 | (| | | |
| b | 0.17 | 0.22 | 0.27 | |
| С | 0.10 | _ | 0.21 | |
| е | (| | | |

10/18/01 D. REV.

2325 Orchard Parkway San Jose, CA 95131 TITLE

 ${f 48T}$, 48-lead (12 x 20 mm Package) Plastic Thin Small Outline Package, Type I (TSOP)

DRAWING NO. 48T

В



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0

FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] is the registered trademark of Atmel; *Battery-Voltage*[™] is the trademark of Atmel.

Other terms and product names may be the trademarks of others.

