# **Features**


- Utilizes the AVR® RISC Architecture
- AVR High-performance and Low-power RISC Architecture
  - 118 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General-purpose Working Registers
  - Up to 1.5 MIPS Throughput at 1.5 MHz
- Data and Nonvolatile Program Memory
  - 8K Bytes Flash Program Memory
    - **Endurance: 1,000 Write/Erase Cycles**
  - 256 Bytes Internal SRAM
  - 512 Bytes EEPROM
    - Endurance: 100,000 Write/Erase Cycles
  - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
  - One 8-bit Timer/Counter with Separate Prescaler
  - One 16-bit Timer/Counter with Separate Prescaler
- Special Microcontroller Features
  - Low-power Idle and Power-down Modes
  - External and Internal Interrupt Sources
  - 6-channel, 10-bit ADC
- Specifications
  - Low-power, High-speed CMOS Process Technology
  - Fully Static Operation
- Power Consumption at 1.5 MHz, 3.6V, 25°C
  - Active: 1.2 mA
  - Idle Mode: 0.2 mA
  - Power-down Mode: <10 μA
- I/O and Packages
  - Seven General Output Lines
  - Two External Interrupt Lines
  - 48-lead LQFP/VQFP Package
- · Operating Voltage
  - 3.3 6.0V
- Speed Grade
  - 0 1.5 MHz

# **Description**

The AT90C8534 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the

# **Pin Configuration**

(continued)





8-bit **AVR**® Microcontroller with 8K Bytes Programmable Flash

AT90C8534

**Preliminary** 

Rev. 1229BS-11/00






AT90C8534 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

# **Block Diagram**

Figure 1. The AT90C8534 Block Diagram



The AVR core combines a rich instruction set with 32 general-purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90C8534 provides the following features: 8K bytes of programmable Flash, 512 bytes EEPROM, 256 bytes SRAM, 7 general output lines, 2 external interrupt lines, 32 general-purpose working registers, 2 flexible timer/counters, internal and external interrupts, 6-channel, 10-bit ADC, and 2 software-selectable power saving modes. The Idle mode stops the CPU while allowing the ADC, timer/counters and interrupt system to continue functioning. The Power-down mode saves the SRAM and register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The on-chip programmable Flash allows the program memory to be reprogrammed by a conventional nonvolatile memory programmer. By combining an 8-bit RISC CPU with programmable Flash on a monolithic chip, the Atmel AT90C8534 is a powerful microcontroller that provides a highly flexible and cost-effective solution to many embedded control applications.

The AT90C8534 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators and evaluation kits.

# **Pin Descriptions**

### **VCC**

Digital supply voltage

### **GND**

Digital ground

# Port A (PA6..PA0)

Port A is a 7-bit output port with tri-state mode. The Port A output buffers can sink 20 mA and can drive LED displays directly. The port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

### INT1, 0

External interrupt input pins. A falling or rising edge on either of these pins will generate an interrupt request. Interrupt pulses longer than 40 ns will generate an interrupt, even if the clock is not running.

### ADIN5..0

ADC input pins. Any of these pins can be selected as the input to the ADC.

#### RESET

Reset input. An external reset is generated by a low level on the  $\overline{RESET}$  pin. Reset pulses longer than 100 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

## XTAL2

Output from the inverting oscillator amplifier

### **AVCC**

This is the supply voltage pin for the A/D Converter. If the ADC is not used, the pin must be connected to  $V_{CC}$ . If the ADC is used, the pin should be connected to VCC via a low-pass filter.

### **AGND**

Analog ground. If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.





# **Architectural Overview**

The fast-access register file concept contains 32 x 8-bit general-purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed and the result is stored back in the register file – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing, enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look-up function. These added function registers are the 16-bit X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the AT90C8534 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions such as Control Registers, Timer/Counters, A/D converters and other I/O functions. The I/O memory can be accessed directly or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is executed with a single-level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is programmable Flash memory.

With the relative jump and call instructions, the whole 4K word (8K bytes) address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM and, consequently, the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the stack pointer (SP) in the reset routine (before subroutines or interrupts are executed). The 9-bit stack pointer is read/write accessible in the I/O space.

The 256 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 2. The AT90C8534 AVR RISC Architecture

# AVR AT90C8534 Architecture









Figure 3. Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

# AT90C8534 Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$3F (\$5F)	SREG	ı	Т	Н	S	V	N	Z	С
\$3E (\$5E)	SPH	=	-	-	-	-	-	-	SP8
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
\$3C (\$5C)	Reserved				•				
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	-	-	-	-
\$3A (\$5A)	GIFR	INTF1	INTF0						
\$39 (\$59)	TIMSK	-	-	-	-	-	TOIE1	-	TOIE0
\$38 (\$58)	TIFR	-	-	-	-	-	TOV1	-	TOV0
\$37 (\$57)	Reserved		I.		•	I.		1	
\$36 (\$56)	Reserved								
\$35 (\$55)	MCUCR	-	SE	SM	_	-	ISC1	-	ISC0
\$34 (\$54)	Reserved		<u> </u>	<u> </u>					
\$33 (\$53)	TCCR0	-	-	-	_	_	CS02	CS01	CS00
\$32 (\$52)	TCNT0				Timer/Cou	ınter0 (8 Bits)	0002	0001	0000
\$31 (\$51)	Reserved				Timer/Out	intero (o bita)			
\$30 (\$50)	Reserved								
\$2F (\$4F)	Reserved								
\$2F (\$4F)	TCCR1	-	-	-	-	-	CS12	CS11	CS10
\$2D (\$4D)	TCNT1H	-	-		<u>-</u> er/Counter1 - Coι			0311	0310
\$2D (\$4D) \$2C (\$4C)	TCNT1H TCNT1L	+			er/Counter1 - Cot er/Counter1 - Cot				
				11111	ei/Courilerr - Coi	unter negister Lo	м Буге		
\$2B (\$4B)	Reserved								
\$2A (\$4A)	Reserved								
\$29 (\$49)	Reserved								
\$28 (\$48)	Reserved								
\$27 (\$47)	Reserved								
\$26 (\$46)	Reserved								
* /* 1									
\$25 (\$45)	Reserved								
\$24 (\$44)	Reserved								
\$24 (\$44) \$23 (\$43)	Reserved Reserved								
\$24 (\$44) \$23 (\$43) \$22 (\$42)	Reserved Reserved Reserved								
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41)	Reserved Reserved Reserved Reserved								
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40)	Reserved Reserved Reserved Reserved Reserved								
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH	-	-	-	-	-	-	-	
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E)	Reserved Reserved Reserved Reserved Reserved EEARH EEARL	- EEAR7	- EEAR6	- EEAR5	EEAR4	EEAR3	- EEAR2	- EEAR1	
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR		EEAR6	EEAR5	EEAR4 EEPROM	EEAR3 Data Register	EEAR2	EEAR1	EEAR0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR	EEAR7	EEAR6	EEAR5	EEAR4 EEPROM -	EEAR3 Data Register EERIE	EEAR2 EEMWE	EEAR1 EEWE	EEAR0 EERE
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B)	Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA		EEAR6 - PORTA6	EEAR5  - PORTA5	EEAR4 EEPROM - PORTA4	EEAR3 Data Register EERIE PORTA3	EEAR2  EEMWE PORTA2	EEAR1  EEWE PORTA1	EEARO EERE PORTA
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A)	Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA	EEAR7	EEAR6	EEAR5	EEAR4 EEPROM -	EEAR3 Data Register EERIE	EEAR2 EEMWE	EEAR1 EEWE	EEARO EERE PORTA
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B)	Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved	EEAR7	EEAR6 - PORTA6	EEAR5  - PORTA5	EEAR4 EEPROM - PORTA4	EEAR3 Data Register EERIE PORTA3	EEAR2  EEMWE PORTA2	EEAR1  EEWE PORTA1	EEARO EERE PORTA
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)	Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved Reserved	EEAR7	EEAR6 - PORTA6	EEAR5  - PORTA5	EEAR4 EEPROM - PORTA4	EEAR3 Data Register EERIE PORTA3	EEAR2  EEMWE PORTA2	EEAR1  EEWE PORTA1	EEARO EERE PORTA
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$18 (\$3B) \$14 (\$3A) \$19 (\$39)  \$11 (\$11)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved Reserved Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved Reserved Reserved GIPR	EEAR7	EEAR6 - PORTA6	EEAR5  - PORTA5	EEAR4 EEPROM - PORTA4	EEAR3 Data Register EERIE PORTA3	EEAR2  EEMWE PORTA2	EEAR1  EEWE PORTA1	EEAR0 EERE
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2E)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved GIPR Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved GIPR Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0 (\$2A)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved GIPR Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28)	Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved Reserved GIPR Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved		- PORTA6 DDA6	- PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2	EEAR1  EEWE PORTA1 DDA1	EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$18 (\$3B) \$14 (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved		PORTA6 DDA6	PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2  IPIN0	EEAR1  EEWE PORTA1 DDA1	EEARO EERE PORTA DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$18 (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARL EEDR EECR PORTA DDRA Reserved		PORTA6 DDA6	PORTA5 DDA5	EEAR4 EEPROM - PORTA4 DDA4	EEAR3 Data Register EERIE PORTA3 DDA3	EEAR2  EEMWE PORTA2 DDA2  IPIN0  MUX2	EEAR1  EEWE PORTA1 DDA1  -  MUX1	EEARO EERE PORTAL DDAO
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARL EEDR EECR PORTA DDRA Reserved	EEAR7  ADEN	PORTA6 DDA6  ADSC	PORTA5 DDA5  ADRF	EEAR4 EEPROM - PORTA4 DDA4  - ADIF	EEAR3 Data Register EERIE PORTA3 DDA3  IPIN1	EEAR2  EEMWE PORTA2 DDA2  IPIN0  MUX2 ADPS2	EEAR1  EEWE PORTA1 DDA1  -  MUX1 ADPS1	PORTAI DDA0
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved	ADEN -	PORTA6 DDA6  ADSC	PORTA5 DDA5  - ADRF -	EEAR4 EEPROM - PORTA4 DDA4  - ADIF -	EEAR3 Data Register EERIE PORTA3 DDA3  IPIN1  - ADIE -	EEAR2  EEMWE PORTA2 DDA2  IPIN0  MUX2 ADPS2	EEAR1  EEWE PORTA1 DDA1  -  MUX1 ADPS1 ADC9	EEARO EERE PORTAL DDAO  MUXO ADPSO ADC8
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$06 (\$25) \$06 (\$25) \$07 (\$27)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved ABABCE RESERVED	ADEN -	PORTA6 DDA6  ADSC	PORTA5 DDA5  - ADRF -	EEAR4 EEPROM - PORTA4 DDA4  - ADIF -	EEAR3 Data Register EERIE PORTA3 DDA3  IPIN1  - ADIE -	EEAR2  EEMWE PORTA2 DDA2  IPIN0  MUX2 ADPS2	EEAR1  EEWE PORTA1 DDA1  -  MUX1 ADPS1 ADC9	EEARO EERE PORTA DDA0  MUX0 ADPS0 ADC8
\$24 (\$44) \$23 (\$43) \$22 (\$42) \$21 (\$41) \$20 (\$40) \$1F (\$3F) \$1E (\$3E) \$1D (\$3D) \$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)  \$11 (\$11) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26) \$05 (\$25) \$06 (\$26) \$05 (\$25) \$04 (\$24) \$03 (\$20)	Reserved Reserved Reserved Reserved Reserved Reserved Reserved EEARH EEARL EEDR EECR PORTA DDRA Reserved	ADEN -	PORTA6 DDA6  ADSC	PORTA5 DDA5  - ADRF -	EEAR4 EEPROM - PORTA4 DDA4  - ADIF -	EEAR3 Data Register EERIE PORTA3 DDA3  IPIN1  - ADIE -	EEAR2  EEMWE PORTA2 DDA2  IPIN0  MUX2 ADPS2	EEAR1  EEWE PORTA1 DDA1  -  MUX1 ADPS1 ADC9	EEARO EERE PORTA DDA0  MUX0 ADPS0 ADC8

Note: For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.





# **Instruction Set Summary**

Mnemonic	Operands	Description	Operation	Flags	# Clocks
ARITHMETIC	AND LOGIC INS	STRUCTIONS			
ADD	Rd, Rr	Add Two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry Two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl, K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract Two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry Two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl, K	Subtract Immediate from Word	$Rdh : Rdl \leftarrow Rdh : Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \ v \ Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd v K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd - 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTE	RUCTIONS		·	•	
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd, Rr	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2
CP	Rd, Rr	Compare	Rd - Rr	Z,N,V,C,H	1
CPC	Rd, Rr	Compare with Carry	Rd - Rr - C	Z,N,V,C,H	1
CPI	Rd, K	Compare Register with Immediate	Rd - K	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	k	Branch if Less than Zero, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half-carry Flag Set	if (H = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC	k	Branch if Half-carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k	Branch if T-flag Set	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T-flag Cleared	if $(T = 1)$ then $PC \leftarrow PC + k + 1$ if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC		Branch if Overflow Flag is Set  Branch if Overflow Flag is Cleared	if (V = 1) then PC $\leftarrow$ PC + k + 1 if (V = 0) then PC $\leftarrow$ PC + k + 1		
	k	S S		None	1/2
BRIE	k	Branch if Interrupt Enabled	if $(I = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2

# **Instruction Set Summary (Continued)**

Mnemonic	Operands	Description	Operation	Flags	# Clocks
DATA TRANSFI	ER INSTRUCTION	s			*
MOV	Rd, Rr	Move between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-dec.	$Z \leftarrow Z - 1$ , Rd $\leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y+q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-dec.	Z ← Z - 1, (Z) ← Rr	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	,	Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	ST INSTRUCTION				_
SBI	P, b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n = 06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET		511ap 11122100			
	s	Flag Set	$SRFG(s) \leftarrow 1$	SRFG(s)	1
	S	Flag Set	$SREG(s) \leftarrow 1$ $SREG(s) \leftarrow 0$	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BCLR BST	s Rr, b	Flag Clear Bit Store from Register to T	$SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	SREG(s)	1 1
BCLR BST BLD	S	Flag Clear Bit Store from Register to T Bit load from T to Register	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \end{array}$	SREG(s) T None	1 1 1
BCLR BST BLD SEC	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \end{array}$	SREG(s) T None C	1 1 1
BCLR BST BLD SEC CLC	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \end{array}$	SREG(s) T None C C	1 1 1 1
BCLR BST BLD SEC CLC SEN	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \end{array}$	SREG(s) T None C C N	1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \end{array}$	SREG(s) T None C C N N	1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$ \begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \end{array} $	SREG(s) T None C C N N Z	1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \end{array}$	SREG(s) T None C C N N	1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI	s Rr, b	Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable		SREG(s) T None C C N N S S S S S S S S S S S S S S S S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \end{array}$	SREG(s) T None C C N N Z I I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag		SREG(s) T None C C N N S Z I I S	1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLI SES CLS	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ \end{array}$	SREG(s) T None C C N N S Z I I S S	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag  Set Two's Complement Overflow	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \end{array}$	SREG(s) T None C C N N S Z I I S S S V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV CLV	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \end{array}$	SREG(s) T None C C N N S Z I I S S S V V	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SES CLS SEV CLV SET	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow  Set T in SREG	$\begin{array}{c} {\sf SREG(s)} \leftarrow 0 \\ {\sf T} \leftarrow {\sf Rr}(b) \\ {\sf Rd}(b) \leftarrow {\sf T} \\ {\sf C} \leftarrow 1 \\ {\sf C} \leftarrow 0 \\ {\sf N} \leftarrow 1 \\ {\sf N} \leftarrow 0 \\ {\sf Z} \leftarrow 1 \\ {\sf Z} \leftarrow 0 \\ {\sf I} \leftarrow 1 \\ {\sf I} \leftarrow 0 \\ {\sf S} \leftarrow 1 \\ {\sf S} \leftarrow 0 \\ {\sf V} \leftarrow 1 \\ {\sf V} \leftarrow 0 \\ {\sf T} \leftarrow 1 \\ \end{array}$	SREG(s) T None C C N N S Z I I S S S V V T	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow  Set T in SREG  Clear T in SREG	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ \end{array}$	SREG(s) T None C C N N S Z I I S S S V V T T	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLV SET CLT SEH	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow  Set T in SREG  Clear T in SREG  Set Half-carry Flag in SREG	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	SREG(s) T None C C N N S Z I I S S V V T T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLV SET CLT SEH CLH	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Clear Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow  Set T in SREG  Clear T in SREG  Set Half-carry Flag in SREG  Clear Half-carry Flag in SREG	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ \end{array}$	SREG(s) T None C C N N S Z I I S S V V T T H H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLV SET CLT SEH	s Rr, b	Flag Clear  Bit Store from Register to T  Bit load from T to Register  Set Carry  Clear Carry  Set Negative Flag  Clear Negative Flag  Set Zero Flag  Clear Zero Flag  Global Interrupt Enable  Global Interrupt Disable  Set Signed Test Flag  Set Two's Complement Overflow  Clear Two's Complement Overflow  Set T in SREG  Clear T in SREG  Set Half-carry Flag in SREG	$\begin{array}{c} SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ Rd(b) \leftarrow T \\ C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	SREG(s) T None C C N N S Z I I S S V V T T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1






# **Ordering Information**

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
1.5	3.3 - 6.0V	AT90C8534-1AC	48A	Commercial (0°C to 70°C)
1.5	3.3 - 6.0V	AT90C8534-1AI	48A	Industrial (-40°C to 85°C)

Package Type				
48A	48-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			

# **Packaging Information**







# **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

### Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

## Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

# **Atmel Operations**

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

# Atmel Smart Card ICs

Scottish Enterprise Technology Park East Kilbride, Scotland G75 0QR TEL (44) 1355-803-000 FAX (44) 1355-242-743

### Atmel Grenoble

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex France TEL (33) 4-7658-3000 FAX (33) 4-7658-3480

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

*BBS* 1-(408) 436-4309

#### © Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.