Features

- Full TCG/TCPA V1.1b Compatibility
- Single Chip Turnkey Solution
- Hardware Asymmetric Crypto Engine
- 2048 RSA Sign in 500 ms Using CRT
- AVR 8-bit RISC Microprocessor
- Internal EEPROM Storage for 10+ RSA Keys
- 33 MHz LPC (Low Pin Count) Bus for Easy PC Interface
- Secure Hardware and Firmware Design and Chip Layout
- True Random Number Generator (RNG)
- Secure Real-time Clock Option
- 3.3V ±10% Supply Voltage
- 28-lead TSSOP Package
- 0–70°C Temperature Range


Description

The AT97SC3201 is a fully integrated security module designed to be integrated into personal computers and other embedded systems. It implements version 1.1b of the Trusted Computing Platform Alliance (TCPA) specification for Trusted Platform Modules (TPM). This specification has been adopted by the Trusted Computing Group (TCG).

The TPM includes a crypto accelerator capable of computing a 2048-bit RSA signature in 500 ms and a 1024-bit RSA signature in 100 ms, both using CRT.

The chip communicates with the PC through the LPC interface, which runs at 33 MHz. In addition, it supports SIRQ (for interrupts) and CLKRUN (to permit clock stopping).

Figure 1. AT97SC3201 Block Diagram



Trusted Platform Module

AT97SC3201

Summary

The chip includes a full hardware random number generator that is used for the TCG/TCPA protocol and is also available to the system for any random numbers it may need during normal operation.



Rev. 2015BS-TPM-04/03



A real-time clock function is available using an external battery and crystal. The chip provides tamper detection if the battery or crystal are removed or tampered with, and the current time value can be signed by the appropriate internal keys to verify its accuracy. (Contact Atmel for current status of this option.)

The battery detector can be used without the crystal for lower cost. In this mode, the TPM can indicate to the system if it has been removed from the PC in any way and can also take actions internally.

The chip uses a dynamic internal memory management scheme to store from 10 to 20 keys. Other than the standard TCG/TCPA commands (TPM_Evictkey, TPM_Loadkey), no system intervention is required to manage this internal key cache.

The TPM is offered to OEM manufacturers as a turnkey solution, including the firmware integrated on the chip. In addition, Atmel provides the necessary driver software for integration into certain operating systems, along with BIOS drivers. A TCG/TCPA Software Stack (TSS), also supplied by Atmel and available under license, provides communication support to any application using MSCAPI or PKCS #11 Cryptographic APIs. (Contact Atmel for a complete list of operating systems supported.)

Full documentation for TCG/TCPA primitives can be found on the TCG Web site, <u>www.trustedcomputinggroup.org</u>. This specification includes only mechanical, electrical and LPC protocol information.

Absolute Maximum Ratings

Operating Temperature0°C to +70°C
Storage Temperature (without Bias)0°C to + 70°C
Voltage on I/O Pins0.1 to V_{CC} +0.3V
Voltage on VCC with Respect to Ground6.0V
Maximum ESD Voltage2000V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification may cause temporary or permanent failure. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 1. DC Parameters

 $V_{CC} = 3.0$ to 3.6V; Temperature = 0 to 70°C

Symbol	Parameter	Min	Nom	Max	Units	Notes
V_{CC}	Supply Voltage	3.0	3.3	3.6	V	
I _{CC}	Operating Current at fclk = 33 MHz		25	50	mA	
I _{ST}	Static Current		5	10	mA	$V_{CC} = 3.6V$; fxtal = 0 Hz, active inputs
I _{SL}	Sleep Current, Chip Idle		40	100	μA	$V_{CC} = 3.6V; \text{ fxtal} = 0 \text{ Hz}$
I _{BB}	Battery Current		2	4	μA	$V_{CC} = 0V$; fxtal = 0 Hz.
I _{LIO}	Input Leakage		0.1	3	μA	Vin = V _{CC} or GND
V _{IH}	Input High Threshold	0.5 * V _{CC}		V _{CC} + 0.5	V	
V _{IL}	Input Low Threshold	-0.5		0.3 * V _{CC}	V	
V _{OH}	Output High Voltage	0.9 * V _{CC}	0.98 * V _{CC}		V	At I _{OUT} = -500 uA
V _{OL}	Output Low Voltage			0.1 * V _{CC}	V	At I _{OUT} = 1.5mA
I _{OLCR}	Output Low Current, CLKRUN#	7			mA	At V _{OUT} = .615 * V _{CC}
CI	Input Pin Capacitance		6		pF	Note 1

Note: These parameters guaranteed but not tested.





Table 2. AC Parameters

CI = 10pf. V_{CC} = 3.0 to 3.7V; Temperature = 0 to 70°C

Parameter	Min	Nom	Мах	Units	Notes
CLK to Signal Valid Delay – LAD0-3	2	5	11	ns	Measured at Vtrise = 0.285 * V _{CC} and Vtfal = 0.615 * V _{CC} . Measured from clk at Vtest = 0.4 * V _{CC} ; Load = 200Ω
Float to Active Delay	2	4		ns	
Active to Float Delay			28	ns	
Input Setup Time to CLK	7	2		ns	
Input Hold Time from CLK	0	-500		ns	
Reset Active Time after Power Stable	1			ms	Note 2
Reset Active after CLK Stable	100			m	Note 2
Reset Active to Output Float Delay			40	ns	Note 2
CLK Period	29.5	30	31	ns	Note 3
CLK Low Duration	13.4		18	ns	Note 1, Note 3
CLK High Duration	13.4		18	ns	Note 1, Note 3
	CLK to Signal Valid Delay – LAD0-3 Float to Active Delay Active to Float Delay Input Setup Time to CLK Input Hold Time from CLK Reset Active Time after Power Stable Reset Active after CLK Stable Reset Active to Output Float Delay CLK Period CLK Low Duration	CLK to Signal Valid Delay – LAD0-32Float to Active Delay2Active to Float Delay2Input Setup Time to CLK7Input Hold Time from CLK0Reset Active Time after Power Stable1Reset Active after CLK Stable100Reset Active to Output Float Delay29.5CLK Period29.5CLK Low Duration13.4	CLK to Signal Valid Delay – LAD0-325Float to Active Delay24Active to Float Delay24Input Setup Time to CLK72Input Hold Time from CLK0-500Reset Active Time after Power Stable11Reset Active after CLK Stable100100Reset Active to Output Float Delay29.530CLK Period29.530CLK Low Duration13.4	CLK to Signal Valid Delay – LAD0-32511Float to Active Delay2428Active to Float Delay7228Input Setup Time to CLK724Input Hold Time from CLK0-5005Reset Active Time after Power Stable111Reset Active after CLK Stable1004040CLK Period29.5303118	CLK to Signal Valid Delay – LADO-32511nsFloat to Active Delay24nsActive to Float Delay24nsInput Setup Time to CLK72nsInput Hold Time from CLK0-500nsReset Active Time after Power Stable11msReset Active after CLK Stable1001msReset Active to Output Float Delay29.53031CLK Period13.418ns

2. These parameters guaranteed but not tested.

3. The minimum parameter must never be violated under any circumstances unless Ireset# is asserted. If proper CLKRUN# signaling is observed, the maximum specification can be violated.


Table 3. Ordering Information

Ordering Code	Package	Operation Range		
AT97SC3201-01AC	28A	Commercial		
		(0° to 70° C)		

AT97SC3201

Package Drawing

28A4 – TSSOP







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel Corporation.

Other terms and product names may be the trademark of others.

