

10-bit 50MSPS RGB 3-channel D/A Converter

Description


The CXD2307R is a 10-bit high-speed D/A converter for video band, featuring RGB 3-channel I/O. This is ideal for use in high-definition TVs and high-resolution displays.

Features

- Resolution 10-bit
- Maximum conversion speed 50MSPS
- RGB 3-channel I/O
- Differential linearity error $\pm 0.5\text{LSB}$
- Low power consumption; 300mW (max.)
- Single +5V power supply
- Low glitch

Recommended Operating Conditions

- Supply voltage V_{DD}, V_{SS} 4.75 to 5.25 V
- DV_{DD}, DV_{SS} 4.75 to 5.25 V
- Reference input voltage V_{REF} 0.5 to 2.0 V
- Clock pulse width TPW_1 10 (Min.) ns
- TPW_0 10 (Min.) ns
- Operating temperature T_{opr} -20 to +75 °C




Structure

Silicon gate CMOS IC

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)


- Supply voltage V_{DD} 7 V
- Input voltage V_{IN} V_{DD} to V_{SS} V
- Output current (for each channel) I_{OUT} 0 to 15 mA
- Storage temperature T_{stg} -55 to +150 °C

Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration



Pin Description and Equivalent Circuit

Pin No.	Symbol	Equivalent circuit	Description
63 to 8	R0 to R9		Digital input.
9 to 18	G0 to G9		
19 to 28	B0 to B9		
29	BLK		Blanking pin. No signal for High (0V output). Output generated for Low.
35	VB		Connect to DVSS with a capacitor of approximately 0.1µF.
31	RCK		Clock pins. All input pins are TTL compatible.
32	GCK		
33	BCK		

Pin No.	Symbol	Equivalent circuit	Description
34	DVss		Digital GND.
36, 49	AVss		Analog GNDs.
30	\overline{CE}		Chip enable pin. No signal at for High (0V output) to minimize power consumption.
52, 53, 56, 57, 60, 61	AVDD		Analog VDD.
43 45 47	ROR ROG ROB		Connect to VGR, VGG, and VGB with the control method of output amplitude. See Application Circuit.
44 46 48	VGR VGG VGB		Connect a capacitor of approximately 0.1μF.
37 38 39	IRR IRG IRB		Connect to AVss with a resistance of 3.3kΩ .
40 41 42	VRR VRG VRB		Set output full-scale value (2.0V).

Pin No.	Symbol	Equivalent circuit	Description
50	RO		Current output pins. Output can be retrieved by connecting a resistance of 200Ω to AVss.
54	GO		
58	BO		
51	\overline{RO}		Reverse current output pins. Normally connected to AVss.
55	\overline{GO}		
59	\overline{BO}		
62	DVDD		Digital VDD

Electrical Characteristics


(f_{CLK} = 50MHz, V_{DD} = 5V, R_{OUT} = 200Ω, V_{REF} = 2.0V, Ta = 25°C)

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Resolution	n			10		bit
Maximum conversion speed	f _{MAX}				50	MSPS
Minimum conversion speed	f _{MIN}		0.5			MHz
Linearity error	EL		-2.0		2.0	LSB
Differential linearity error	Ed		-0.5		0.5	LSB
Output full-scale voltage	V _{FS}		1.8	1.9	2.0	V
Output full-scale ratio *1	F _{SR}	For the equal gain	0	1.5	3	%
Output full-scale current	I _{FS}			9.5	10	mA
Output offset voltage	V _{OS}				1	mV
Supply current	I _{DD}			55	60	mA
Digital input current	High level	I _{IH}			5	μA
	Low level	I _{IL}	-5			μA
Precision guaranteed output voltage range	V _{OC}		1.8	1.9	2.0	V
Setup time	t _S			5	7	ns
Hold time	t _H			1	3	ns
Propagation delay time	t _{PD}			10		ns
Glitch energy	GE			100		pV-s
Crosstalk	CT	For 10MHz sine-wave output		54		dB

$$*1 \text{ Output full-scale ratio} = \left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} - 1 \right| \times 100 (\%)$$

Description of Operation

Timing Chart




I/O Correspondence Table (output full-scale voltage: 2.00V)


Input code		Output voltage
MSB	LSB	
1 1 1 1 1 1 1 1 1 1		2.0V
	:	
1 0 0 0 0 0 0 0 0 0		1.0V
	:	
0 0 0 0 0 0 0 0 0 0		0V

Application Circuit

(Gain equal)




(Gain independently)




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Maximum Conversion Speed Test Circuit



Setup Hold Time and Glitch Energy Test Circuit




Cross Talk Test Circuit




Example of Representative Characteristics


Output frequency vs. Crosstalk



Current consumption vs. Ambient temperature




Full-scale voltage vs. Ambient temperature



Package Outline

Unit: mm

64PIN LQFP (PLASTIC)



SONY CODE	LQFP-64P-L01
EIAJ CODE	LQFP064-P-1010
JEDEC CODE	_____

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g