SONY

CXD2310AR

10-bit 20MSPS Video A/D Converter

Description

The CXD2310AR is a 10-bit CMOS A/D converter for video applications. This IC is ideally suited for the A/D conversion of video signals in TVs, VCRs, camcorders, etc.

48 pin LQFP (Plastic)

Structure

Silicon gate CMOS IC

Features

- Resolution: 10-bit ±1.0 LSB (D.L.E.)
- Maximum sampling frequency: 20MSPS
- Low power consumption: 150mW (at 20MSPS typ.)
  (Not including reference current)
- TTL compatible input
- Tri-state TTL compatible output (DV_{DD} = 3.3V)
- Low input capacitance
- Reference impedance: 280Ω (typ.)

Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage	V_{DD}	7	V
• Reference voltage	VRT, VRB	V_{DD} + 0.5 to V_{SS} – 0.5	V
• Input voltage (analog)	V_{IN}	V_{DD} + 0.5 to V_{SS} – 0.5	V
• Input voltage (digital)	V_{IH}, V_{IL}	V_{DD} + 0.5 to V_{SS} – 0.5	V
• Output voltage (digital)	V_{OH}, V_{OL}	V_{DD} + 0.5 to V_{SS} – 0.5	V
• Storage temperature	Tstg	–55 to +150	°C

Recommended Operating Conditions

|			
• Supply voltage	AV_{DD}, AV_{SS}	5.0 ± 0.25	V
	DV_{DD}, DV_{SS}	3.0 to 5.25	V
	| DV_{SS} – AV_{SS} |	0 to 100	mV
• Reference input voltage	VRB	More than 1.8	V
	VRT	to AV_{DD} – 0.4	V
• Analog input	V_{IN}	More than 1.8Vp-p	
• Clock pulse width	T_{PW1}	25 (min.)	ns
	T_{PW0}	25 (min.)	ns
• Operating ambient temperature			
	Topr	–20 to +75	°C

E95429B5X-PK

Block Diagram

Pin Configuration

Pin Description

Pin No	Symbol	Equivalent circuit	Description
1 to 5 8 to 12	D0 to D9		D0 (LSB) to D9 (MSB) output.
13	TO		Test pin. TS = High: 　　High impedance state
7, 45	DV$_{DD}$		Digital V$_{DD}$.
6, 16, 48	DV$_{SS}$		Digital V$_{SS}$.
27, 28, 36, 43, 44	AV$_{SS}$		Analog V$_{SS}$.
17	SEL		Calibration input pulse select after completion of the startup calibration. High : Internal pulse generation Low : External input
22	CLK		Clock pin.
41	CAL		Calibration pulse input.
15	RESET		Calibration circuit reset and startup calibration restart.

Pin No.	Symbol	Equivalent circuit	Description
14	TIN		Test signal input. Normally fixed to AV_{DD} or AV_{SS}.
29, 30	VRT		Reference top.
34, 35	VRB		Reference bottom.
38	AT		Test signal output. TS = High: High impedance state
42	TS		Test signal input. Normally fixed to AV_{DD}.
37	TSTR		Test signal input. Normally fixed to AV_{SS}.
23	$\overline{OE}$		D0 to D9 output enable. Low : Output state High : High impedance state
24	$\overline{CE}$		Chip enable. Low : Active state High : Standby state

Pin No.	Symbol	Equivalent circuit	Description
19	TESTMODE		Test mode. High : Output state Low : Output fixed
20	LINV		Output inversion. High : D0 to D8 are inverted and output.
21	MINV		Output inversion. High : D9 is inverted and output.
18, 25, 26	AV$_{DD}$		Analog V$_{DD}$.
39	V$_{IN}$		Analog input.

Digital Output

The following table shows the correlation between the analog input voltage and the digital output code (TESTMODE = 1, LINV, MINV = 0)

Input signal voltage	Step	Digital output code MSB LSB
VRT	0	1 1 1 1 1 1 1 1 1 1
	⋮	⋮
	511	1 0 0 0 0 0 0 0 0 0
	512	0 1 1 1 1 1 1 1 1 1
	⋮	⋮
VRB	1023	0 0 0 0 0 0 0 0 0 0

The following table shows the output state for the combination of TESTMODE, LINV, and MINV states.

TESTMODE	LINV	MINV	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
1	0	0	P	P	P	P	P	P	P	P	P	P
1	1	0	N	N	N	N	N	N	N	N	N	P
1	0	1	P	P	P	P	P	P	P	P	P	N
1	1	1	N	N	N	N	N	N	N	N	N	N
0	0	0	1	0	1	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0	1	0	1	0	0
0	0	1	1	0	1	0	1	0	1	0	1	1
0	1	1	0	1	0	1	0	1	0	1	0	1

P: Forward-phase output   N: Inverted output

Timing Chart 1

t_{PW1} t_{PW0}

Clock — 1.65V

t_{SD}

Analog input   N   N + 1   N + 2   N + 3   N + 4

t_{DL}

Data output   N – 3   N – 2   N – 1   N

1.65V (DV$_{DD}$ = 3.3V)
2.5V (DV$_{DD}$ = 5.0V)

◯ : Indicates point at which analog data is sampled

Timing Chart 2

t_{PEZ} t_{PZE}

1.65V   1.65V

Output enable (OE̅)

1.65V (DV$_{DD}$ = 3.3V)
2.5V (DV$_{DD}$ = 5.0V)

Data output   Active   High Impedance   Active

Electrical Characteristics (Fc = 20MSPS, AV_{DD} = 5V, DV_{DD} = 3.3V, VRB = 2.0V, VRT = 4.0V, Ta = 25°C)

Item		Symbol	Conditions		Min.	Typ.	Max.	Unit
Max. conversion rate		Fc max	F_{IN} = 1.0kHz triangular wave input		20			MSPS
Min. conversion rate		Fc min					0.5	
Supply current	Analog	IA_{DD}	F_{IN} = 1.0kHz triangular wave input		20	27	34	mA
	Digital	ID_{DD}				3.0	5	
Standby current	Analog	IA_{ST}	$\overline{CE}$ = High				1.0	
	Digital	ID_{ST}					1.0	µA
Reference pin current		I_{RT}			5.0	7.0	11.0	mA
		I_{RB}			−11.0	−7.0	−5.0	
Analog input band		BW	−1dB				70	MHz
Analog input capacitance		C_{IN}				9		pF
Reference resistance value (VRT − VRB)		R_{REF}			180	280	380	Ω
Offset voltage		E_{OT}	E_{OT} = theoretical value-actual measured value		40	90	140	mV
		E_{OB}	E_{OB} = actual measured value-theoretical value		−120	−70	−20	
Startup calibration start voltage		$V_{CAL}1$	AV_{DD} − AV_{SS}			2.5		V
		$V_{CAL}2$	VRT − VRB			1.0		
Digital input voltage		V_{IH}	AV_{DD} = 4.75V to 5.25V		2.3			V
		V_{IL}					0.8	
Analog input current		A_{IH}	V_{IN} = 4V			40	50	µA
		A_{IL}	V_{IN} = 2V		−50	−40		
Digital input current		I_{IH}	DV_{DD} = max	V_{IH} = DV_{DD}			5	µA
		I_{IL}		V_{IL} = 0V			5	
Digital output current		I_{OH}	$\overline{OE}$ = AV_{SS} DV_{DD} = min	V_{OH} = DV_{DD} − 0.5V	3.5			mA
		I_{OL}		V_{OL} = 0.4V	3.5			
Digital output current		I_{OZH}	$\overline{OE}$ = AV_{DD} DV_{DD} = max	V_{OH} = DV_{DD}			1	µA
		I_{OZL}		V_{OL} = 0V			1	
Tri-state output disable time		t_{PEZ}	Clock not synchronized for active → high impedance		20	25	30	ns
Tri-state output enable time		t_{PZE}	Clock not synchronized for high impedance → active		10	15	20	ns
Integral non-linearity error		E_L				±1.3	±2.0	LSB
Differential non-linearity error		E_D				±0.5	±1.0	
Differential gain error		DG	NTSC 40 IRE mod ramp, Fc = 14.3MSPS			1.0		%
Differential phase error		DP				0.3		deg
Output data delay		t_{DL}	C_L = 20pF		8	13	18	ns
Sampling delay		t_{SD}			2	4	6	ns

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SNR	SNR	F_{IN} = 100kHz		53		dB
		F_{IN} = 500kHz		52		
		F_{IN} = 1MHz		53		
		F_{IN} = 3MHz		54		
		F_{IN} = 7MHz		47		
		F_{IN} = 10MHz		45		
SFDR	SFDR	F_{IN} = 100kHz		60		dB
		F_{IN} = 500kHz		59		
		F_{IN} = 1MHz		60		
		F_{IN} = 3MHz		65		
		F_{IN} = 7MHz		50		
		F_{IN} = 10MHz		49		

Application Circuit 1.   Startup calibration + internal auto calibration

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 2.   Startup calibration + external sync calibration

Digital output

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 3.   Only startup calibration

(Less than supply voltage fluctuation range of AV_{DD} = ±100mV and reference voltage fluctuation range of $|VRT - VRB|$ = 200mV)

Digital output

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

1. Calibration Function

In order to achieve superior linearity, the CXD2310AR has a built-in calibration circuit. In order to eliminate the necessity for the externally input calibration pulse required by the earlier CXD2310R, a startup calibration function and an auto calibration pulse generation function have been newly added to the CXD2310AR. Fig. 1 shows a block diagram of the calibration pulse generation circuit.


Fig. 1. Calibration Pulse Generation Circuit

(1) Startup Calibration Function

Over 600 calibration pulses are needed to complete the initial calibration process when the power is first supplied to the IC. The startup calibration function automatically generates these pulses internally and completes the initial calibration process.

The following five conditions must be satisfied to initiate the startup calibration function.

a) The voltage between AV_{DD} and AV_{SS} is approximately 2.5V or more.

b) The voltage between VRT and VRB is approximately 1V or more.

c) The RESET pin (Pin 15) must is high.

d) The CE pin (Pin 24) must is low.

e) Condition b is met after condition a.

Once all five of these conditions have been met, the calibration pulses are generated. The pulses are generated by counting 16 main clock cycles on a 14-bit counter and closing the gate when the carry-out occurs. Therefore, the time required for startup calibration after the above five conditions have been met is determined by the following formula:

Startup calibration time = main clock cycle $\times$ 16 $\times$ 16,384

For example, if the main clock frequency is 14.3MHz, the time required for startup calibration is 18ms.

(2) Auto Calibration Pulse Generation Function

After startup calibration is completed, this function periodically generates calibration pulses so that calibration can be performed constantly without any need for input of calibration pulses from an external source. This function counts 16 main clock cycles on a 24-bit counter and uses the carry-out as the calibration pulse. The cycle of the calibration pulse generated in this fashion is as follows:

$$\text{Internal calibration pulse generation cycle} = \text{main clock cycle} \times 16 \times 16{,}777{,}216$$

Therefore, if the main clock frequency is 14.3MHz, the calibration pulse cycle is approximately 19 seconds; since calibration is performed once every seven pulses, the calibration cycle is approximately 130 seconds. In order to use this function, the SEL pin (Pin 17) must be high.

Note that this function cannot be used if fixing the lower bits in the calibration operation as described below will cause problems because this function is executed asynchronously without regard to the input signals.

(3) External Calibration Pulse Input Function

If the auto calibration function cannot be used, calibration can be performed in synchronization with the input signals when a calibration pulse is input from the CAL pin (Pin 41) by setting the SEL pin (Pin 17) low.


Fig. 2. Calibration Timing Chart

Calibration starts when the falling edge of the pulse input to the CAL pin (Pin 41) is detected. Because the lower comparator is occupied for four clock cycles at this point, the previous lower data is held for four clock cycles after seven clock cycles since the rising edge of the clock cycle in which the falling edge of CAL was detected. Calibration can be performed outside of video intervals by using the sync signal, etc., to input the CAL signal. An example of this is shown below.

(1) Inputting CAL every H-sync

(2) Inputting CAL every V-sync

It is also possible to use only the startup calibration function by leaving the SEL pin (Pin 1/) low and fixing the CAL pin (Pin 41) either high or low. Note that this method requires restriction of the fluctuation range of the supply voltage and the reference voltage.

(4) Re-initiating the Startup Calibration Function
The startup calibration function can be re-initiated after the power and reference voltage are supplied by using the CE pin (Pin 24) and the RESET pin (Pin 15). Particularly in cases where the riseup characteristics of the power supply and the reference voltage are unstable or the order of the riseup is not kept, it is possible to initiate startup calibration properly by connecting a CR and delaying startup until after power supply riseup.


Fig. 3. Initiation of the Startup Calibration Function Using the RESET pin

2. Power supply

To prevent the influence of noise, connect the power supply to a 0.1μF by-pass capacitor as near the device as possible.

3. DV$_{DD}$

Either a 3.3V or 5.0V digital power supply can be used. Compared to the 5.0V power supply, the 3.3V power supply generates a decreased amount of radiation noise but offers a decreased drive capacity. These two power supplies do not virtually differ in static and dynamic characteristics. Further, the High output level rises up to DV$_{DD}$.

4. Reference input

The voltage to be supplied to the reference pins must be driven by a buffer having a 10mA or more drive capacity. For supplied voltage stabilization, connect the buffer to a 0.1μF by-pass capacitor as near the pins as possible.

5. Latch-up

Ensure that the AV$_{DD}$ and DV$_{DD}$ pins share the same power supply on a board to prevent latch-up which may be caused by power ON time-lag.

6. Board

To obtain full-expected performance from this IC, be sure that the mounting board has a large ground pattern for lower impedance. It is recommended that the IC be mounted on a board without using a socket to evaluate its characteristics adequately.

Example of Representative Characteristics

### Supply current vs. Ambient temperature

Fc = 20MHz
fin = 1kHz ramp wave
AVDD = 5.0V
DVDD = 3.3V

Supply current [mA] / Ambient temperature [°C]

Maximum operating frequency vs. Ambient temperature

fin = 1kHz ramp wave
AVDD = 5.0V
DVDD = 3.3V

Maximum operating frequency [MHz] / Ambient temperature [°C]

Output data delay vs Ambient temperature

AVDD = 5.0V
DVDD = 3.3V
Fc = 1MHz
CL = 20pF

Output data delay [ns] / Ambient temperature [°C]

Sampling delay vs. Ambient temperature

AVDD = 5.0V
DVDD = 3.3V
Fc = 1MHz

Sampling delay [ns] / Ambient temperature [°C]

Input frequency vs. SNR

AVDD = 5.0V
DVDD = 3.3V
Fc = 20MHz
VIN = 2Vp-p
Ta = 25°C

SNR [dB] / Input frequency [Hz]

Input frequency vs. SFDR

AVDD = 5.0V
DVDD = 3.3V
Fc = 20MHz
VIN = 2Vp-p
Ta = 25°C

SFDR [dB] / Input frequency [Hz]

Input frequency vs. Effective bits

AVDD = 5.0V
DVDD = 3.3V
Fc = 20MHz
VIN = 2Vp-p
Ta = 25°C

Effective bits [bit] / Input frequency [Hz]

Input band

AVDD = 5.0V
DVDD = 3.3V
Fc = 20MHz
VIN = 2Vp-p
Ta = 25°C

Output level [dB] / Input frequency [Hz]

Package Outline   Unit : mm

48PIN LQFP (PLASTIC)

□ 9.0 ± 0.2

∗ □ 7.0 ± 0.1

36   25

37   24

48   13   (0.22)

1   12

0.5 ± 0.08

$0.18 \begin{smallmatrix} +0.08 \\ -0.03 \end{smallmatrix}$

A

(8.0)

0.5 ± 0.2

$0.127 \begin{smallmatrix} +0.05 \\ -0.02 \end{smallmatrix}$

$1.5 \begin{smallmatrix} +0.2 \\ -0.1 \end{smallmatrix}$

△ 0.1

0.1 ± 0.1

0.5 ± 0.2

0° to 10°

DETAIL **A**

NOTE: Dimension "∗" does not include mold protrusion.

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g

SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	————