

CY62177DV30 MoBL[®] 32-Mbit (2 M × 16) Static RAM

Features

- Very high speed: 55 ns
- Wide voltage range: 2.20 V-3.60 V
- Ultra-low active power
 - Typical active current: 2 mA at f = 1 MHz
 - Typical active current: 15 mA at f = f_{max}
- Ultra low standby power
- Easy memory expansion with CE₁, CE₂ and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed/power
- Packages offered in a 48-ball fine ball grid array (FBGA)

Functional Description


The CY62177DV30 is a high-performance CMOS static RAM organized as 2M words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable

Logic Block Diagram

applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE}_1 HIGH or CE_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BL<u>E</u> HIGH), or during a write operation (\overline{CE}_1 LOW, CE₂ HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enables $(\overline{CE}_1 LOW \text{ and } CE_2 HIGH)$ and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₂₀). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₂₀).


<u>Reading from the device is accomplished by taking Chip Enables</u> ($\overline{CE}_1 LOW$ and $\overline{CE}_2 HIGH$) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table for a complete description of read and write modes.






Contents

Truth Table	10
Ordering Information	10
Ordering Code Definitions	10
Package Diagram	11
Reference Information	11
Acronyms	11
Document Conventions	11
Document History Page	12
Sales, Solutions, and Legal Information	13
Worldwide Sales and Design Support	13
Products	13
PSoC Solutions	13





Pin Configuration^[1]



Product Portfolio

					Power Dissipation					
Product V _{CC} Range (V)		Speed	Operating I _{CC} (mA)				Standby I _{SB2} (μA)			
Froduct				(ns)	f = 1 MHz		f = f _{max}		'SB2(µ~)	
	Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62177DV30LL	2.2	3.0	3.6	55	2	4	15	30	5	50

DNU pins have to be left floating or tied to Vss to ensure proper application.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to + 125 °C
Supply voltage to ground potential –0.3 V to V _{CC} + 0.3 V
DC voltage applied to outputs in High Z state $^{[3,\ 4]}$
DC input voltage ^[3, 4] 0.3 V to V _{CC} + 0.3 V

Output current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	>2001 V
Latch-up current	200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[5]
CY62177DV30LL	Industrial	–40 °C to +85 °C	2.20 V to 3.60 V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Cond	itions	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA	V _{CC} = 2.20 V	2.0	-	-	V
		I _{OH} = -1.0 mA	V _{CC} = 2.70 V	2.4	-	-	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20 V	-	-	0.4	V
		I _{OL} = 2.1 mA	V _{CC} = 2.70 V	-	-	0.4	V
V _{IH}	Input HIGH voltage	$V_{CC} = 2.2 V \text{ to } 2.7 V$	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$		-	V _{CC} +0.3 V	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	$V_{CC} = 2.7 V \text{ to } 3.6 V$			V _{CC} +0.3 V	V
V _{IL}	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$		-0.3	_	0.6	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	V _{CC} = 2.7 V to 3.6 V		_	0.8	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$	$GND \le V_I \le V_{CC}$		-	+1	μA
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, output c	lisabled	-1	-	+1	μA
I _{CC}	V _{CC} operating supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		15	30	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		2	4	mA
I _{SB1}	Automatic CE power-down current—CMOS inputs	$ \begin{array}{l} \hline CE_1 \geq V_{CC} - 0.2 \text{ V}, CE_2 < 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}, V_{IN} \leq 0.2 \text{ V}) \\ f = f_{MAX} (a\underline{ddress and data only}), \\ f = 0 (OE, WE, BHE and BLE), V_{CC} = 3.60 \text{ V} \end{array} $		-	5	100	μA
I _{SB2}	Automatic CE power-down current—CMOS inputs			_	5	50	μA

Notes

- V_{IL(min.)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(Max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation requires linear V_{CC} ramp from 0 to V_{CC(min)} ≥ 500 μs.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25 °C




Capacitance


Parameter ^[7]	Description	Test Conditions	Max.	Unit
C _{IN}	Input capacitance	$T_{A} = 25 ^{\circ}C, f = 1 \text{MHz},$	12	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	12	pF

Thermal Resistance

Parameter ^[7]	Description	Test Conditions	BGA	Unit
θ_{JA}	Thermal resistance (Junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	°C/W
θ ^{JC}	Thermal resistance (Junction to case)		16	°C/W

AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.5 V (2.2 V to 2.7 V)	3.0 V (2.7 V to 3.6 V)	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Typ ^[8]	Max	Unit
V _{DR}	V _{CC} for data retention		1.5	-	-	V
ICCDR	Data retention current	$ \begin{split} & \frac{V_{CC}}{CE} = 1.5 \text{ V} \\ & \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}, \text{ CE}_2 < 0.2 \text{ V}, \\ & V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \leq 0.2 \text{ V} \end{split} $	-	-	25	μA
t _{CDR} ^[7]	Chip deselect to data retention time		0	-	-	ns
t _R ^[9]	Operation recovery time		55	-	_	ns

Notes

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C
- 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} \geq 100 µs or stable at V_{CC(min.)} \geq 100 µs.



Data Retention Waveform^[10, 11]



Switching Characteristics Over the Operating Range


Parameter ^[11, 12]	Description	Min	Max	Unit
READ CYCLE				
t _{RC}	Read cycle time	55	_	ns
t _{AA}	Address to data valid	-	55	ns
t _{OHA}	Data hold from address change	10	-	ns
t _{ACE}	CE LOW to data valid	-	55	ns
t _{DOE}	OE LOW to data valid	-	25	ns
t _{LZOE}	OE LOW to LOW Z ^[13]	5	_	ns
t _{HZOE}	OE HIGH to High Z ^[13, 14]	-	20	ns
t _{LZCE}	CE LOW to Low Z ^[13]	10	_	ns
t _{HZCE}	CE HIGH to High Z ^[13, 14]	_	20	ns
t _{PU}	CE LOW to power-up	0	-	ns
t _{PD}	CE HIGH to power-down	_	55	ns
t _{DBE}	BLE/BHE LOW to data valid	_	55	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[13]	10	_	ns
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[13, 14]	-	20	ns
WRITE CYCLE ^[15]				•
t _{WC}	Write cycle time	55	_	ns
t _{SCE}	CE LOW to write end	40	_	ns
t _{AW}	Address set-up to write end	40	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address set-up to write start	0	_	ns
t _{PWE}	WE pulse width	40	_	ns
t _{BW}	BLE/BHE LOW to write end	40	_	ns
t _{SD}	Data set-up to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to High Z ^[13, 14]	_	20	ns
t _{LZWE}	WE HIGH to Low Z ^[13]	10	_	ns

Notes
10. <u>BHE</u>.BLE is the AND of both <u>BHE</u> and <u>BLE</u>. Chip can <u>be</u> deselected by either disabling the chip enable <u>signals</u> or by disabling both <u>BHE</u> and <u>BLE</u>.
11. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
12. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 ns/V, timing reference levels of V_{CC(typ})/2, input pulse levels of 0 to V_{CC(typ}), and output loading of the specified IoL/IoH as shown in the "AC Test Loads and Waveforms" section.
13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device

t_{HZCE}, t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high</u> impedance state.
 The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms^[16]




Notes

- 16. All Read/Write switching waveforms are shown for <u>16-bit</u> data transactions only. 17. The device is continuously selected. \overrightarrow{OE} , $\overrightarrow{OE} = V_{IL}$, \overrightarrow{BHE} and/or $\overrightarrow{BLE} = V_{IL}$.
- 18. WE is HIGH for read cycle.
- 19. Address valid prior to or coincident with CE, BHE, BLE transition LOW.
- 20. \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.



Switching Waveforms^[16] (continued)



Notes

21. Data I/O is high impedance if $\overline{OE} = V_{IH.}$ 22. If \overline{CE} goes HIGH simultaneously with WE = V_{IH} , the output remains in a high-impedance state.

22. To E goes high sinutateously with WE = V_{II}, the output remains in a high-indecatice state.
 23. During this period, the I/Os are in output state and input signals should not be applied.
 24. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 25. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. HE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms^[16] (continued)




Figure 6. Write Cycle 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[26, 27, 28]

- **Notes** 26. \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH. 27. If CE goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state. 28. During this period, the I/Os are in output state and input signals should not be applied.






Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
Х	L	Х	Х	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
Х	Х	Х	Х	Н	Н	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (I/O ₀ –I/O ₇); Data in (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62177DV30LL-55BAXI	51-85191	48-ball FBGA (8 mm × 9.5 mm × 1.2 mm) (Pb-free)	Industrial


Ordering Code Definitions





Package Diagram





51-85191 *B

Reference Information

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
I/O	input/output
SRAM	static random access memory
FBGA	fine ball grid array

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
pF	picofarad
V	volt
Ω	ohm
W	watt



Document History Page

Document Title: CY62177DV30 MoBL [®] 32-Mbit (2 M × 16) Static RAM Document #: 38-05633				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	251075	AJU	See ECN	New Datasheet
*A	330363	AJU	See ECN	Changed title of data sheet from CYM62177DV30 to CY62177DV30 Added second chip enable (CE_2) Added footnote #12 on page 5
*В	400960	NXR	See ECN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed I _{SB1} from 60 and 40 μ A to 100 μ A for the L and LL versions for both the 55 and the 70 ns speed bins respectively.
*C	469187	NXR	See ECN	Converted from Preliminary to Final Changed the $I_{SB2(Max)}$ from 40 μ A to 50 μ A for LL version of both 45 ns and 55 ns speed bins Changed the $I_{CCDR(Max)}$ from 20 μ A to 25 μ A for LL version Updated the Ordering Information table
*D	2896036	AJU	03/19/10	Removed inactive parts from Ordering Information. Updated package diagram. Updated links in Sales, Solutions, and Legal Information.
*E	3153110	RAME	01/25/2011	Updated datasheet as per template Removed CY62177DV30L related info Removed 70 ns speed bin related info Added Ordering Code Definitions Added Reference Information and Units of Measure table
*F	3329873	RAME	07/27/11	Removed footnote # 8 and its reference because of single package availability. Updated template and styles according to current Cypress standards. Added acronyms and units. Removed reference to AN1064 SRAM system guidelines.
*G	3685455	MEMJ	07/20/2012	Added Note 16. Updated text in Switching Waveforms diagrams. Updated Package Diagram.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2012. T6he information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number : 38-05633 Rev. *G

Revised July 20, 2012

All products and company names mentioned in this document may be the trademarks of their respective holders.