

PRELIMINARY

CYF0144V

144-Mbit Programmable FIFOs

Features

- Memory organization
 - Industry's largest first in first out (FIFO) memory density: 144-Mbit
 - □ Selectable memory organization: × 9, × 12, × 16, × 18, × 20, × 24, × 32, × 36
- Up to 133-MHz clock operation
- Unidirectional operation
- Independent read and write ports
 - Supports simultaneous read and write operations
 - Reads and writes operate on independent clocks upto a maximum ratio, of two enabling data buffering across clock domains.
 - Supports multiple I/O voltage standard: low voltage complementary metal oxide semiconductor (LVCMOS) 3.3 V and 1.8 V voltage standards.
- Input and output enable control for write mask and read skip operations
- Mark and retransmit: resets read pointer to user marked position
- Empty, full, half-full, and programmable almost-empty and almost-full status flags with preselected offsets
- Flow-through mailbox register to send data from input to output port, bypassing the FIFO sequence
- Configure programmable flags and registers through serial or parallel modes
- Separate serial clock (SCLK) input for serial programming
- Master reset to clear entire FIFO
- Partial reset to clear data but retain programmable settings
- Joint test action group (JTAG) port provided for boundary scan function
- Industrial temperature range: -40 °C to +85 °C

Functional Description

The Cypress programmable FIFO family offers the industry's highest-density programmable FIFO memory device. It has independent read and write ports, which can be clocked up to 133 MHz. User can configure input and output bus sizes. The maximum bus size of 36 bits enables a maximum data throughput of 4.8 Gbps. The read and write ports can support multiple I/O voltage standards. The user-programmable registers enable user to configure the device operation as desired. The device also offers a simple and easy-to-use interface to reduce implementation and debugging efforts, improve time-to-market, and reduce engineering costs. This makes it an ideal memory choice for a wide range of applications including multiprocessor interfaces, video and image processing, networking and telecommunications, high-speed data acquisition, or any system that needs buffering at very high speeds across different clock domains.

As implied by the name, the functionality of the FIFO is such that the data is read out of the read port in the same sequence in which it was written into the write port. The data is sequentially written into the FIFO from the write port gets written into the device at the rising edge of the write clock. Enabling the reads and outputs fetches data on the read port at every rising edge of the read clock. Both reads and writes can occur simultaneously at different speeds provided the ratio between read and write clock is in the range of 0.5 to 2. Appropriate flags are set whenever the FIFO is empty, full, half-full, almost-full, or almost-empty.

The device also supports mark and retransmit of data, and a flow-through mailbox register.


All descriptions are given assuming the device CYF0144V is operated in × 36 mode. They hold good for all port sizes × 9, × 12, × 16, × 18, × 20, × 24 and × 32 unless otherwise specified. The only difference will be in the input and output bus width. Table 1 on page 8 shows the part of bus with valid data from D[35:0] and Q[35:0] in × 9, × 12, × 16, × 18, × 20, × 24, × 32 and × 36 modes.

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 7, 2012



Logic Block Diagram





Contents

Pin Diagram for CYF0144VXXL	4
Pin Definitions	5
Architecture	7
Reset Logic	7
Flag Operation	7
Full Flag	
Half-Full Flag	
Empty Flag	7
Programmable Almost-Empty and	
Almost-Full Flags	7
Retransmit from Mark Operation	7
Flow-through Mailbox Register	7
Selecting Word Sizes	8
Data Valid Signal (DVal)	8
Power Up	8
Write Mask and Read Skip Operation	8
Programming Flag Offsets and	
Configuration Registers	8
Width Expansion Configuration	10
Memory Organization for Different Port Sizes	11
Read/Write Clock Requirements	11
JTAG Operation	12

Maximum Ratings	13
Operating Range	
Recommended DC Operating Conditions	13
Electrical Characteristics	13
I/O Characteristics	
Latency Table	14
AC Test Load Conditions	15
Switching Characteristics	16
Switching Waveforms	17
Ordering Information	25
Ordering Code Definitions	
Package Diagram	26
Acronyms	27
Document Conventions	27
Units of Measure	27
Document History Page	
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



Pin Diagram for CYF0144VXXL

	Figure 1. 209-ball FBGA (Top View)										
	1	2	3	4	5	6	7	8	9	10	11
А	FF	D0	D1	DNU	PORTSZ0	PORTSZ1	DNU	DNU	RT	Q0	Q1
В	EF	D2	D3	DNU	DNU	PORTSZ2	DNU	DNU	REN	Q2	Q3
С	D4	D5	WEN	DNU	V _{CC1}	DNU	V _{CC1}	DNU	RCLK	Q4	Q5
D	D6	D7	V _{SS}	V _{CC1}	DNU	LD	DNU	V _{CC1}	V_{SS}	Q6	Q7
Е	D8	D9	V _{CC2}	V _{CC2}	V _{CCIO}	V _{CCIO}	V _{CCIO}	V _{CC2}	V _{CC2}	Q8	Q9
F	D10	D11	V_{SS}	V_{SS}	V _{SS}	DNU	V _{SS}	V_{SS}	V_{SS}	Q10	Q11
G	D12	D13	V _{CC2}	V_{CC2}	V _{CCIO}	V _{CC1}	V _{CCIO}	V _{CC2}	V_{CC2}	Q12	Q13
Н	D14	D15	V_{SS}	V_{SS}	V _{SS}	V _{CC1}	V _{SS}	V_{SS}	V_{SS}	Q14	Q15
J	D16	D17	V _{CC2}	V_{CC2}	V _{CCIO}	V _{CC1}	V _{CCIO}	V_{CC2}	V _{CC2}	Q16	Q17
К	DNU	DNU	WCLK	DNU	V _{SS}	IE	V _{SS}	DNU	V _{CCIO}	V _{CCIO}	V _{CCIO}
L	D18	D19	V _{CC2}	V_{CC2}	V _{CCIO}	V _{CC1}	V _{CCIO}	V_{CC2}	V _{CC2}	Q18	Q19
М	D20	D21	V_{SS}	V_{SS}	V_{SS}	V _{CC1}	V _{SS}	V_{SS}	V_{SS}	Q20	Q21
Ν	D22	D23	V _{CC2}	V_{CC2}	V _{CCIO}	V _{CC1}	V _{CCIO}	V_{CC2}	V _{CC2}	Q22	Q23
Ρ	D24	D25	V_{SS}	V_{SS}	V _{SS}	SPI_SEN	V _{SS}	V_{SS}	V_{SS}	Q24	Q25
R	D26	D27	V _{CC2}	V_{CC2}	V _{CCIO}	V _{CCIO}	V _{CCIO}	V_{CC2}	V _{CC2}	Q26	Q27
Т	D28	D29	V _{SS}	V _{CC1}	V _{CC1}	SPI_SI	V _{CC1}	V _{CC1}	V_{SS}	Q28	Q29
U	DVal	DNU	D30	D31	PRS	DNU ^[1]	SPI_SCLK	V _{REF}	OE	Q30	Q31
V	PAF	PAE	D32	D33	DNU	MRS	MB	DNU	MARK	Q32	Q33
W	TDO	HF	D34	D35	TDI	TRST	TMS	ТСК	DNU	Q34	Q35



Pin Definitions

Pin Name	I/O	Pin Description
D[35:0]	Input	Data inputs: Data inputs for a 36-bit bus
Q[35:0]	Output	Data outputs: Data outputs for a 36-bit bus
WEN	Input	Write enable: WEN enables WCLK to write data into the FIFO memory and configuration registers.
REN	Input	Read enable: REN enables RCLK to read data from the FIFO memory and configuration registers.
ĪĒ	Input	Input enable: IE is the data input enable signal that controls the enabling and disabling of the 36-bit data input pins. If it is enabled, data on the D[35:0] pins is <u>written</u> into the FIFO. The internal <u>write</u> address pointer is always incremented at rising edge of WCLK if WEN is enabled, regardless of the IE level. This is used for 'write masking' or incrementing the write pointer without writing into a location.
OE	Input	Output enable: When \overline{OE} is LOW, FIFO data outputs are enabled; when \overline{OE} is HIGH, the FIFO's outputs are in High Z (high impedance) state.
WCLK	Input	Write clock: When enabled by \overline{WEN} , the rising edge of WCLK writes data into the FIFO if \overline{LD} is high and into the configuration registers if LD is low.
RCLK	Input	Read clock: When enabled by $\overline{\text{REN}}$, the rising edge of RCLK reads data from the FIFO memory if $\overline{\text{LD}}$ is high and from the configuration registers if LD is low.
EF	Output	Empty flag: When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF	Output	Full flag: When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE	Output	Programmable almost-empty: When PAE is LOW, the FIFO is almost empty based on the almost-empty offset value programmed into the FIFO. It is synchronized to RCLK.
PAF	Output	Programmable almost-full: When PAF is LOW, the FIFO is almost full based on the almost-full offset value programmed into the FIFO. It is synchronized to WCLK.
LD	Input	Load: When LD is LOW, D[7:0] (Q[7:0]) are written (read) into (from) the configuration registers. When LD is HIGH, D[35:0] (Q[35:0]) are written (read) into (from) the FIFO.
RT	Input	Retransmit: A HIGH pulse on RT resets the internal read pointer to a physical location of the FIFO which is marked by the user (using MARK pin). With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer.
MRS	Input	Master reset: MRS initializes the internal read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the configuration registers are all set to default values and flags are reset.
PRS	Input	Partial reset: PRS initializes the internal read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the configuration register settings are all retained and flags are reset.
SPI_SCLK	Input	Serial clock: A rising edge on SPI_SCLK clocks the serial data present on the SPI_SI input into the offset registers if SPI_SEN is enabled.
SPI_SI	Input	Serial input: Serial input data in SPI mode.
SPI_SEN	Input	Serial enable: Enables serial loading of programmable flag offsets and configuration registers.
MARK	Input	Mark for retransmit: When this pin is asserted the current location of the read pointer is marked. Any subsequent retransmit operation resets the read pointer to this position.
MB	Input	Mailbox: When asserted the reads and writes happen to flow-through mailbox register.
ТСК	Input	Test clock (TCK) Pin for JTAG
TRST	Input	Reset pin for JTAG
TMS	Input	Test mode select (TMS) pin for JTAG
TDI	Input	Test data in (TDI) pin for JTAG
TDO	Output	Test data out (TDO) for JTAG



Pin Definitions (continued)

Pin Name	I/O	Pin Description
HF	Output	Half-full flag: When \overline{HF} is LOW, half of the FIFO is full. \overline{HF} is synchronized to WCLK.
DVal	Output	Data valid: Active low data valid signal to indicate valid data on Q[35:0]
PORTSZ [2:0]	Input	Port word size select: Port word width select pins (common for read and write ports)
V _{CC1}	Power Supply	Core voltage supply 1: 1.8 V supply voltage
V _{CC2}	Power Supply	Core voltage supply 2: 1.5 V supply voltage
V _{CCIO}	Power Supply	Supply for I/Os
V _{REF}	Input Reference	Reference voltage: Reference voltage (regardless of I/O standard used)
V _{SS}	Ground	Ground
DNU	-	Do not use: These pins need to be left floating



Architecture

The CYF0144V is a memory array of 144-Mbits. The memory organization is user configurable and word sizes can be selected as $\times 9$, $\times 12$, $\times 16$, $\times 18$, $\times 20$, $\times 24$, $\times 32$, or $\times 36$. The logic blocks to implement FIFO functionality and the associated features are built around these memory arrays.

The input and output data buses have a maximum width of 36 bits. The input data bus goes to an input register and the data flow from the input register to the memory is controlled by the <u>write logic block</u>. The inputs to the write logic block <u>are WCLK</u>, WEN and IE. When the writes are enabled through WEN and if the inputs are enabled by IE, then the data on the input bus is written into the memory array at the rising edge of WCLK. This also increments the write pointer. Enabling writes but disabling the data input pins through IE only increments the write pointer without doing any writes or altering the contents of the location.

Similarly, the output register is connected to the data output bus. Transfer of contents from the memory to the output register is controlled by the read control logic. The inputs to the read control logic include RCLK, REN, OE, RT and MARK. When reads are enabled by REN and outputs are enabled through OE, the data from the memory pointed by the read pointer is transferred to the output data bus at the rising edge of RCLK along with active low DVal. If the outputs are disabled but the reads enabled, the outputs are in high impedance state, but internally the read pointer is incremented.

During write operation, the number of writes performed is always a even number (i.e., minimum write burst length is two and number of writes always a multiple of two). Whereas during read operation, the number of reads performed can be even or odd (i.e., minimum read burst length is one).

The MARK signal is used to 'mark' the location from which data is retransmitted when requested.

Reset Logic

The FIFO can <u>be reset</u> in <u>two ways</u>: Master Reset (MRS) and Partial Reset (PRS). The MRS initializes the read and write pointers to zero and sets the output register to all zeroes. It also resets the configuration registers to their default values. The word size is configured through <u>pins</u>; values of the three PORTSZ pins are latched during MRS. A Master Reset is required after power-up before accessing the FIFO. The PRS resets only the read and write pointer to the first location and does not affect the programmed configuration registers.

Flag Operation

This device provides five flag pins to indicate the condition of the FIFO contents.

Full Flag

The Full Flag (\overline{FF}) goes LOW when the device is full. Write operations are inhibited whenever FF is LOW regardless of the state of WEN. FF is synchronized to WCLK, that is, it is exclusively updated by each rising edge of WCLK. The worst case assertion latency for Full Flag is four. As the user cannot know that the FIFO is full for four clock cycles, it is possible that user continues writing data during this time. In this case, the four data word written will be stored to prevent data loss and these words have to be read back in order for full flag to get de-asserted. The minimum number of reads required to de-assert full-flag is two and the maximum number of reads required to de-assert full flag is six.

Half-Full Flag

The Half-Full ($\overline{\text{HF}}$) flag goes LOW when half of the memory array is written. The assertion of HF is synchronized to WCLK. The assertion and de-assertion of Half-Full flag with associated latencies is explained in Latency Table on page 14.

Empty Flag

The Empty Flag (\overline{EF}) goes LOW when the device is empty. Read operations are inhibited whenever \overline{EF} is LOW, regardless of the state of REN. \overline{EF} is synchronized to RCLK, that is, it is exclusively updated by each rising edge of RCLK. The assertion and de-assertion of empty flag with associated latencies is explained in Latency Table on page 14.

Programmable Almost-Empty and Almost-Full Flags

The CYF0144V includes programmable Almost-Empty and Almost-Full flags. Each flag is programmed (see Programming Flag Offsets and Configuration Registers on page 8) a specific distance from the corresponding boundary flags (Empty or Full). (offset can range from 16 to 1024) When the FIFO contains the number of words (or fewer) for which the flags are programmed, the PAF or PAE is asserted, signifying that the FIFO is either almost-full or almost-empty. The PAF flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock. The assertion and de-assertion of empty flag with associated latencies is explained in Latency Table on page 14.

Retransmit from Mark Operation

The retransmit feature is useful for transferring packets of data repeatedly. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary. The retransmit feature is used when the number of writes after MARK is equal to or less than the depth of the FIFO and at least one word has been read since the last reset cycle. A HIGH pulse on RT resets the internal read pointer to a physical location of the FIFO that is marked by the user (using the MARK pin). With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to FIFO after activation of RT are also transmitted. The full depth of the FIFO can be repeatedly retransmitted.

To mark a location, the Mark pin is asserted when reading that particular location.

Flow-through Mailbox Register

This feature transfers data from input to output directly by bypassing the FIFO sequence. When MB signal is asserted the data present in D[35:0] will be available at Q[35:0] after two WCLK cycles. Normal read and write operations are not allowed during flow-through mailbox operation. Before starting Flow-through mailbo<u>x op</u>eration FIFO read should be completed to make data valid DVal high in order to avoid data loss from FIFO. The width of flow-through mailbox register always corresponds to port size.



Selecting Word Sizes

The word sizes are configured based on the logic levels on the PORTSZ pins during the master reset (MRS) cycle only (latched on low to high edge). The port size cannot be changed during normal mode of operation and these pins are ignored. Table 1. explains the pins of D[35:0] and Q[35:0] that will have valid data in modes where the word size is less than \times 36. If word size is less than \times 36, the unused output pins are tri-stated by the device and unused input pins will be ignored by the internal logic. The pins with valid data input D[N:0] and output Q[N:0] is given in Table 1.

Data Valid Signal (DVal)

Data valid ($\overline{\text{DVal}}$) is an active low signal, synchronized to RCLK and is provided for easy capture of output data to the user. When

a read operation is performed, the DVal signal goes low along with output data. This helps user to capture the data without keeping track of REN to data output latency. This signal also helps when write and read operations are performed continuously at different frequencies by indicating when valid data is available at the output port Q[35:0].

Power Up

The device becomes functional after V_{CC1}, V_{CC2}, V_{CCI0}, and V_{REF} attain minimum stable voltage required as given in Recommended DC Operating Conditions on page 13. The device can be accessed at t_{PU} time after these supplies attain the minimum required level (see the Switching Characteristics on page 16). There is no particular power sequencing required for the device.

Table 1. Word Size Selection

PORTSZ[2:0]	Word Size	Active Input Data Pins D[X:0]	Active Output Data Pins Q[X:0]
000	× 9	D[8:0]	Q[8:0]
001	× 12	D[11:0]	Q[11:0]
010	× 16	D[15:0]	Q[15:0]
011	× 18	D[17:0]	Q[17:0]
100	× 20	D[19:0]	Q[19:0]
101	× 24	D[23:0]	Q[23:0]
110	× 32	D[31:0]	Q[31:0]
111	× 36	D[35:0]	Q[35:0]

Write Mask and Read Skip Operation

As mentioned in Architecture on page 7, enabling writes but disabling the inputs (\overline{IE} HIGH) increments the write pointer without doing any write operations or altering the contents of the location.

This feature is called Write Mask and allows user to move the write pointer without actually writing to the locations. This "write masking" ability is useful in some video applications such as Picture In Picture (PIP).

Similarly, during a read operation, if the outputs are disabled by having the OE high, the read data does not appear on the output bus; however, the read pointer is incremented.

Programming Flag Offsets and Configuration Registers

The CYF0144V has ten 8-bit user configurable registers. These registers contain the almost-full offset (M) and almost-empty (N) values which decide when the PAF and PAE flags are asserted.

These registers can be programmed into the FIFO in one of two ways: using either the serial or para<u>llel loading</u> method. The loading method is selected using the SPI_SEN (Serial Enable)

pin. A low on the $\overline{SPI_SEN}$ selects the serial method for writing into the registers. For serial programming, there is a separate \underline{SCLK} and a Serial Input (SI). In parallel mode, a low on the load (\overline{LD}) pin causes the write and read operation to these registers. The write and read operation happens from th<u>e</u> first location (0x1) to the last location (0xA) in a sequence. If \overline{LD} is high, the writes occur to the FIFO.

In addition to loading register values into the FIFO, it is also possible to read the current register values. Register values can be read through the parallel output port regardless of the programming mode selected (serial or parallel). Register values cannot be read serially. The registers may be programmed (and reprogrammed) any time after master reset, regardless of whether serial or parallel programming is selected.

See Table 3 on page 9 and Table 4 on page 10 for access to configuration registers in serial and parallel modes.

In parallel mode, the read and write operations loop back when the maximum address location of the configuration registers is reached. Simultaneous read and write operations should be avoided on the configuration registers. Any change in configuration registers will take effect after eight write clock cycles (WCLK) cycles.





Table 2. Configuration Registers

ADDR	Configuration Register	Default	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]
0x1	Reserved	0x00	Х	Х	Х	Х	Х	Х	Х	Х
0x2	Reserved	0x00	Х	Х	Х	Х	Х	Х	Х	Х
0x3	Reserved	0x00	Х	Х	Х	Х	Х	Х	Х	Х
0x4	Almost-Empty Flag generation address - (LSB) (N)	0x7F	D7	D6	D5	D4	D3	D2	D1	D0
0x5	Almost-Empty Flag generation address - (MSB) (N)	0x00	Х	Х	Х	Х	Х	Х	D9	D8
0x6	Reserved	0x00	Х	Х	Х	Х	Х	Х	Х	Х
0x7	Almost-Full Flag generation address - (LSB) (M)	0x7F	D7	D6	D5	D4	D3	D2	D1	D0
0x8	Almost-Full Flag generation address - (MSB) (M)	0x00	Х	Х	Х	Х	Х	Х	D9	D8
0x9	Reserved	0x00	Х	Х	Х	Х	Х	Х	Х	Х
0xA	Fast CLK Bit Register	1XXXXXXXb	Fast CLK bit	Х	Х	Х	Х	Х	Х	х

Table 3. Writing and Reading Configuration Registers in Parallel Mode


SPI_SEN	LD	WEN	REN	WCLK	RCLK	SPI_SCLK	Operation
1	0	0	1	↑ First risin <u>g edg</u> e bec <u>ause</u> both LD and WEN are low	Х	х	Parallel write to first register
1	0	0	1	\uparrow Second rising edge	Х	Х	Parallel write to second register
1	0	0	1	↑ Third rising edge	Х	Х	Parallel write to third register
1	0	0	1	\uparrow Fourth rising edge	Х	Х	Parallel write to fourth register
1	0	0	1	•	Х	Х	
1	0	0	1	•	Х	Х	
1	0	0	1	•	Х	Х	
1	0	0	1	↑ Tenth rising edge	Х	Х	Parallel write to tenth register
1	0	0	1	↑ Eleventh rising edge	Х	Х	Parallel write to first register (roll back)
1	0	1	0	Х	[↑] First <u>rising</u> e <u>dge s</u> ince both LD and REN are low	Х	Parallel read from first register
1	0	1	0	Х	↑ Second rising edge	Х	Parallel read from second register
1	0	1	0	Х	\uparrow Third rising edge	Х	Parallel read from third register
1	0	1	0	Х	↑ Fourth rising edge	Х	Parallel read from fourth register
1	0	1	0	Х	•	Х	•
1	0	1	0	Х	•	Х	
1	0	1	0	Х	•	Х	


SPI_SEN	LD	WEN	REN	WCLK	RCLK	SPI_SCLK	Operation
1	0	1	0	Х	↑ Tenth rising edge	х	Parallel read from tenth register
1	0	1	0	Х	↑ Eleventh rising edge	х	Parallel read from first register (roll back)
1	Х	1	1	Х	Х	Х	No operation
Х	1	0	Х	↑ Rising edge	Х	Х	Write to FIFO memory
Х	1	Х	0	Х	↑ Rising edge	Х	Read from FIFO memory
0	0	Х	1	Х	Х	Х	Illegal operation

Table 3. Writing and Reading Configuration Registers in Parallel Mode (continued)

 Table 4. Writing into Configuration Registers in Serial Mode

SPI_SEN	LD	WEN	REN	WCLK	RCLK	SCLK	Operation
0	1	Х	×	Х	Х	↑ Rising edge	Each rising of the SCLK clocks in one bit from the SI (Serial In). Any of the 10 registers can be addressed and written to, following the SPI protocol.
Х	1	0	Х	↑ Rising edge	Х	Х	Parallel write to FIFO memory.
X	1	Х	0	Х	↑ Rising edge	Х	Parallel read from FIFO memory.
1	0	1	1	Х	Х	х	This corresponds to parallel mode (refer to Table 3 on page 9).






Width Expansion Configuration

The width of CYF0144V can be expanded to provide word widths greater than 36 bits. During width expansion mode, all control line inputs are common and all flags are available. Empty (Full) flags are created by ANDing the Empty (Full) flags of every FIFO; the PAE and PAF flags can be detected from any one device. This technique avoids reading data from or writing data to the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. Figure 3 on page 11 demonstrates an example of 72-bit word width by using two 36-bit word CYF0144Vs.







Memory Organization for Different Port Sizes

The 144-Mbit memory has different organization for different port sizes. Table 5 shows the depth of the FIFO for all port sizes.

Note that for all port sizes, four to eight locations are not available for writing the data and are used to safeguard against false synchronization of empty and full flags.

PORTSZ[2:0]	Word Size	FIFO Depth	Memory Size
000	× 9	16 Meg	144 Mbit
001	× 12	8 Meg	96 Mbit
010	× 16	8 Meg	128 Mbit
011	× 18	8 Meg	144 Mbit
100	× 20	4 Meg	80 Mbit
101	× 24	4 Meg	96 Mbit
110	× 32	4 Meg	128 Mbit
111	× 36	4 Meg	144 Mbit

Table 5. Word Size Selection

Read/Write Clock Requirements

The read and write clocks must satisfy the following requirements:

- Both read (RCLK) and write (WCLK) clocks should be free-running.
- The clock frequency for both clocks should be between the minimum and maximum range given in Electrical Characteristics on page 13.
- The WCLK to RCLK ratio should be in the range of 0.5 to 2.

For proper FIFO operation, the device must determine which of the input clocks – RCLK or WCLK – is faster. This is evaluated by using counters after the MRS cycle. The device uses two 10-bit counters inside (one running on RCLK and other on WCLK), which count 1,024 cycles of read and write clock after MRS. The clock of the counter which reaches its terminal count first is used as master clock inside the FIFO.

When there is change in the relative frequency of RCLK and WCLK during normal operation of FIFO, user can specify it by using "Fast CLK bit" in the configuration register (0xA).

"1" - indicates f_{req} (WCLK) > f_{req} (RCLK)

"0" - indicates f_{req} (WCLK) < f_{req} (RCLK)

The result of counter evaluated frequency is available in this register bit. User can override the counter evaluated frequency for faster clock by changing this bit.

Whenever there is a change in this bit value, user must wait t_{PLL} time before issuing the next read or write to FIFO.



JTAG Operation

CYFX144V has two devices connected internally in a JTAG chain as shown in Figure 4.

Figure 4. Device Connection in a JTAG Chain




Table 6 shows the IR register length and device ID.

Table 6. JTAG IDCODES

	IR Register Length	Device ID (HEX)	Bypass Register Length
Device-1	3	"Ignore"	1
Device-2	8	1E3261CF	1

Table 7. JTAG Instructions for Device-1

Device-1	Opcode (Binary)
BYPASS	111

Table 8. JTAG Instructions for Device-2

Device-2	Opcode (HEX)
EXTEST	00
HIGHZ	07
SAMPLE/PRELOAD	01
BYPASS	FF
IDCODE	0F





Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature (without bias) –65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Core supply voltage 1 (V $_{CC1}$) to ground potential–0.3 V to 2.5 V
Core supply voltage 2 (V $_{CC2}$) to ground potential–0.3 V to 1.65 V
Latch up current> 100 mA

I/O port supply voltage (V_{CCIO})–0.3 V to 3.7 V
Voltage applied to I/O pins–0.3 V to 3.75 V
Output current into outputs (LOW)24 mA
Static discharge voltage (per MIL–STD–883, Method 3015)> 2001 V

Operating Range

Range	Ambient Temperature	
Industrial	–40 °C to +85 °C	

Recommended DC Operating Conditions

Parameter	Description	Min	Тур	Мах	Unit	
V _{CC1}	Core supply voltage 1		1.70	1.80	1.90	V
V _{CC2}	Core supply voltage 2	1.425	1.5	1.575	V	
V _{REF}	Reference voltage (irrespective of I/O standard used)		0.7	0.75	0.8	V
V _{CCIO}	I/O supply voltage, read and write banks. LVCMOS33		3.00	3.30	3.60	V
		LVCMOS18	1.70	1.8	1.90	V

Electrical Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Unit
I _{CC}	Active current	$V_{CC1} = V_{CC1MAX},$	-	-	400	mA
		V _{CC2} = V _{CC2MAX} , All I/O switching, 133 MHz	-	_	500	mA
		V _{CCIO} = V _{CCIOMAX} (All outputs disabled)	-	-	50	mA
I _I	Input pin leakage current	V _{IN} = V _{CCIOMAX} to 0 V	-15	-	15	μA
I _{OZ}	I/O pin leakage current	$V_{O} = V_{CCIOMAX}$ to 0 V	-15	-	15	μA
C _P	Capacitance for TMS and TCK	-	-	-	16	pF
C _{PIO}	Capacitance for all other pins except TMS and TCK	-	_	-	8	pF



I/O Characteristics

Over the operating range

I/O standard	Nominal I/O	Input Voltage (V)		Output voltage (V)		Output Current (mA)	
1/O Stanuaru	supply voltage	V _{IL} (max)	V _{IH} (min)	V _{OL} (max)	V _{OH} (min)	l _{OL} (max)	l _{OH} (max)
LVCMOS33	3.3 V	0.80	2.20	0.45	2.40	24	24
LVCMOS18	1.8 V	30% V _{CCIO}	65% V _{CCIO}	0.45	V _{CCIO} – 0.45	16	16


Latency Table


Latency Parameter	Number of cycles	Detail
L _{FF_ASSERT}	Min = 0 Max = 4	Last data write to FF going low
L _{EF_ASSERT}	0	Last data read to EF going low
LPRS_TO_ACTIVE	1	PRS to normal operation
L _{MAILBOX}	2	Latency from write port to read port when MB = 1 (wrt WCLK)
L _{REN_TO_DATA}	4	Latency when REN is asserted low to first data output from FIFO
LREN_TO_CONFIG	4	Latency when $\overline{\text{REN}}$ is asserted along with $\overline{\text{LD}}$ to first data read from configuration registers
LWEN_TO_PAE_HI	5	Write to PAE going high
LWEN_TO_PAF_LO	5	Write to PAF going low
LREN_TO_PAE_LO	7	Read to PAE going low
LREN_TO_PAF_HI	7	Read to PAF going high
L _{FF_DEASSERT}	8	Read to FF going high
L _{RT_TO_REN}	9	RT fifth cycle to REN going low for read
L _{RT_TO_DATA}	Min = 19 Max = 21	RT fifth cycle to valid data on Q[35:0]
L _{IN}	Min = 25 Max = 26	Initial latency for data read after FIFO goes empty during simultaneous read/write
LEF_DEASSERT	Min = 23 Max = 24	Write to EF going high





AC Test Load Conditions

Figure 5. AC Test Load Conditions











Switching Characteristics

			-1	33	
Parameter	Desci	Min	Max	– Unit	
t _{PU}	Power-up time after all supplies re-	ach minimum value	-	2	ms
t _S	Clock cycle frequency	3.3 V LVCMOS	24	133	MHz
t _S	Clock cycle frequency	1.8 V LVCMOS	24	133	MHz
t _A	Data access time		-	10	ns
t _{CLK}	Clock cycle time		7.5	41.67	ns
t _{CLKH}	Clock high time		3.375	-	ns
t _{CLKL}	Clock low time		3.375	-	ns
t _{DS}	Data setup time		3	-	ns
t _{DH}	Data hold time		3	-	ns
t _{ENS}	Enable setup time		3	-	ns
t _{ENH}	Enable hold time		3	-	ns
t _{ENS SI}	Setup time for SPI_SI and SPI_SE	N pins	5	-	ns
t _{ENH_SI}	Hold time for SPI_SI and SPI_SEN	l pins	5	-	ns
t _{RATE} SPI	Frequency of SCLK		-	25	MHz
t _{RS}	Reset pulse width		100	-	ns
t _{PZS}	Port size select to MRS setup time		25	-	ns
t _{PZH}	MRS to port size select hold time		25	-	ns
t _{RSF}	Reset to flag output time		-	50	ns
t _{PRT}	Retransmit pulse width		5	-	RCLK cycles
t _{OLZ}	Output enable to output in Low Z		4	15	ns
t _{OE}	Output enable to output valid		_	15	ns
t _{OHZ}	Output enable to output in High Z		-	15	ns
t _{WFF}	Write clock to FF		-	8.5	ns
t _{REF}	Read clock to EF		-	8.5	ns
t _{PAF}	Clock to PAF flag		-	17	ns
t _{PAE}	Clock to PAE flag		-	17	ns
t _{HF}	Clock to HF flag		-	17	ns
t _{PLL}	Time required to synchronize PLL		-	1024	cycles
t _{RATE_JTAG}	JTAG TCK cycle time		100	-	ns
t _{S_JTAG}	Setup time for JTAG TMS, TDI		8	-	ns
t _{H_JTAG}	Hold time for JTAG TMS, TDI		8	-	ns
t _{CO_JTAG}	JTAG TCK low to TDO valid		-	20	ns



Switching Waveforms







Figure 6. Write Cycle Timing

















Figure 11. Full Flag Timing


































Figure 23. Mark





Figure 24. Retransmit






Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CYF0144V18L-133BGXI	51-85167	209-ball FBGA (14 × 22 × 1.76 mm) Pb-free	Industrial
	CYF0144V33L-133BGXI			

Ordering Code Definitions







PRELIMINARY

Package Diagram

Figure 25. 209-ball FBGA (14 × 22 × 1.76 mm) BB209A Package Outline, 51-85167





PKG WEIGHT: REFER TO PMDD SPEC

51-85167 *C



Acronyms

Acronym	Description
EF	empty flag
FBGA	fine-pitch ball grid array
FF	full flag
FIFO	first in first out
HF	half-full flag
HSTL	high-speed transceiver logic
IE	input enable
I/O	input/output
JTAG	joint test action group
LSB	least significant bit
LVCMOS	low voltage complementary metal oxide semiconductor
MB	mailbox
MSB	most significant bit
MRS	master reset
OE	output enable
PAE	programmable almost-empty
PAF	programmable almost-full
PRS	partial reset
RCLK	read clock
REN	read enable
SCLK	serial clock
ТСК	test clock
TDI	test data in
TDO	test data out
TMS	test mode select
WCLK	write clock
WEN	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
mm	millimeter			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Document Title: CYF0144V, 144-Mbit Programmable FIFOs Document Number: 001-70361					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	3290935	ADMU	11/15/2011	New data sheet.	
*A	3744461	SMCH	11/07/2012	Updated Functional Description. Updated Pin Diagram for CYF0144VXXL (Updated Figure 1, added Note 1 and referred the same note in DNU (ball U6)). Updated Architecture (Updated Selecting Word Sizes). Updated Maximum Ratings (Changed the value of Output current into outputs (LOW) from 20 mA to 24 mA). Updated Electrical Characteristics (Changed maximum value of I _{CC} parameter from 700 mA to 400 mA (for Condition "V _{CC1} = V _{CC1MAX} "), changed maximum value of I _{CC} parameter from 600 mA to 500 mA (for Condition "V _{CC2} = V _{CC2MAX} , all I/O switching, 100 MHz"), changed maximum value of I _{CC} parameter from 100 mA to 50 mA (for Condition "V _{CCI0} = V _{CCIOMAX} (All outputs disabled)")). Added AC Test Load Conditions. Updated Switching Characteristics (Changed the minimum value of t _{S_JTAG} and t _{H_JTAG} parameters from 5 ns to 8 ns, changed the maximum value of t _{CO_JTAG} parameter from 10 ns to 20 ns). Updated Package Diagram (spec 51-85167 (Changed revision from *B to *C)).	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc cypress.com/go/plc Memory cypress.com/go/memory Optical & Image Sensing cypress.com/go/image **PSoC** cypress.com/go/psoc Touch Sensing cypress.com/go/touch **USB** Controllers cypress.com/go/USB Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-70361 Rev. *A

Revised November 7, 2012

All products and company names mentioned in this document may be the trademarks of their respective holders.