## Features

- Sensitive Layer Over a $0.8 \mu \mathrm{~m}$ CMOS Array
- Image Zone: $0.4 \times 14 \mathrm{~mm}=0.02$ " $\mathbf{~ 0 . 5 5 " ~}$
- Image Array: $\mathbf{8 \times 2 8 0}=\mathbf{2 2 4 0}$ pixels
- Pixel Pitch: $50 \mu \mathrm{~m} \times 50 \boldsymbol{\mu m}=500 \mathrm{dpi}$
- Pixel Clock: up to 2 MHz Enabling up to 1780 Frames per Second
- Die Size: $1.7 \times 17.3 \mathrm{~mm}$
- Operating Voltage: 3V to 5.5V
- Naturally Protected Against ESD: > $\mathbf{1 6}$ kV Air Discharge
- Power Consumption: 20 mW at $3.3 \mathrm{~V}, 1 \mathrm{MHz}, 5^{\circ} \mathrm{C}$
- Operating Temperature Range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ : C suffix
- Resistant to Abrasion: >1 Million Finger Sweeps
- Chip-On-Board (COB) package or 20-lead Ceramic DIP available for development, with Specific Protective Layer


## Applications

- PDA (Access Control, Data Protection)
- Cellular Phones, SmartPhone (Access e-business)
- Notebook, PC-add on (Access Control, e-business)
- PIN Code Replacement
- Automated Teller Machine, POS
- Building Access
- Electronic Keys (Cars, Home,...)
- Portable Fingerprint Imaging for Law Enforcement
- TV Access

Figure 1. Fingerchip Packages



## Thermal

Fingerprint Sensor with
0.4 mm x 14 mm
(0.02" x 0.55")

Sensing Area and
Digital Output (On-chip ADC)

FCD4B14
FingerChip ${ }^{\text {M }}$

Table 1. Pin Description For DIP Ceramic Package

| Pin Number | Name | Type |
| :---: | :---: | :---: |
| 1 | GND | GND |
| 2 | AVE | Analog output |
| 3 | TPP | Power |
| 4 | VCC | Power |
| 5 | RST | Digital input |
| 6 | OE | Digital input |
| 7 | De0 | Digital output |
| 8 | De1 | Digital output |
| 9 | De2 | Digital output |
| 10 | De3 | Digital output |
| 11 | FPL | GND |
| 12 | Do3 | Digital output |
| 13 | Do2 | Digital output |
| 14 | Do1 | Digital output |
| 15 | Do0 | Digital output |
| 16 | GND | GND |
| 17 | ACKN | Digital output |
| 18 | PCLK | Digital input |
| 19 | TPE | Digital input |
| 20 | AVO | Analog output |

Die Attach is connected to pin 1 and 16, and must be grounded. FPL pin must be grounded.


Table 2. Pin Description For Chip-On-Board Package

| Pin Number | Name | Type |
| :---: | :---: | :---: |
| 1 | GND | GND |
| 2 | AVE | Analog output |
| 3 | AVO | Analog output |
| 4 | TPP | Power |
| 5 | TPE | Digital input |
| 6 | VCC | Power |
| 7 | GND | GND |
| 8 | RST | Digital input |
| 9 | PCLK | Digital input |
| 10 | OE | Digital input |
| 11 | ACKN | Digital output |
| 12 | De0 | Digital output |
| 13 | Do0 | Digital output |
| 14 | De1 | Digital output |
| 15 | Do1 | Digital output |
| 16 | De2 | Digital output |
| 17 | Do2 | Digital output |
| 18 | De3 | Digital output |
| 19 | Do3 | Digital output |
| 20 | FPL | GND |
| 21 | GND | GND |
|  |  |  |

Die Attach is connected to pin 1, 7 and 21, and must be grounded. FPL pin must be grounded.

| GND | $1 \square$ |
| :---: | :---: |
| AVE | $2 \square$ |
| AVO | 3 |
| TPP | 4 |
| TPE | $5 \square$ |
| VCC | 6 |
| GND | $7 \square$ |
| RST | $8 \square$ |
| PCLK | $9 \square$ |
| OE | $10 \square$ |
| ACKN | $11 \square$ |
| De0 | $12 \square$ |
| Do0 | $13 \square$ |
| De1 | 14 |
| Do1 | $15 \square$ |
| De2 | $16 \square$ |
| Do2 | $17 \square$ |
| De3 | $18 \square$ |
| Do3 | $19 \square$ |
| FPL | $20 \square$ |
| GND | $21 \text { 亿 }$ |

Description
FCD4B14 is part of the FingerChip Atmel monolithic fingerprint sensor family for which no optics, no prism and no light source are required.
FCD4B14 is a single chip, high performance, low cost sensor based on temperature physical effects for fingerprint sensing.

FCD4B14 has a linear shape, allowing for the capture of a fingerprint image by sweeping the finger across the sensing area. After capturing several images, Atmel proprietary software can reconstruct a full 8-bit fingerprint image, if needed.

FCD4B14 has a small surface combined with CMOS technology, and a Chip-On-Board or ceramic dual-in-line package assembly. These facts contribute to a low-cost device.

FCD4B14 delivers a programmable number of images per second, while an integrated Analog to Digital Converter delivers a digital signal adapted to interfaces such as an EPP parallel port, USB microcontroller or directly to micro-processors. Thus, no frame grabber or glue interface is necessary to send the frames. These facts make FCD4B14 an easy device to include in any system for identification or verification applications.

Table 3. Absolute Maximum Ratings ${ }^{(1)}$

| Parameter | Symbol | Comments | Value | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | GND to 6.5 | V |
| Temperature stabilization power | TPP |  | GND to 6.5 | V |
| Front plane | FPL |  | GND to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Digital input voltage | RST PCLK |  | GND to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -50 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature (soldering, 10 seconds.) | $\mathrm{T}_{\text {leads }}$ | Do not solder <br> DIP: socket mandatory | Forbidden | ${ }^{\circ} \mathrm{C}$ |

Note: 1. Absolute maximum ratings are limiting values, to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum ratings may affect device reliability.

Table 4. Recommended Conditions Of Use

| Parameter | Symbol | Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 3 V | 5 V | 5.5 V | V |
| Front plane | FPL | Must be grounded | GND |  |  | V |
| Digital input voltage |  |  | CMOS levels |  |  | V |
| Digital output voltage |  |  | CMOS levels |  |  | V |
| Digital load | $\mathrm{C}_{\mathrm{L}}$ |  |  |  | 50 | pF |
| Analog load | $\begin{aligned} & \mathrm{C}_{\mathrm{A}} \\ & \mathrm{R}_{\mathrm{A}} \\ & \hline \end{aligned}$ | Not connected |  |  |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{k} \Omega \end{aligned}$ |
| Operating temperature range | $\mathrm{T}_{\text {amb }}$ | Civil: "C" grade | 0 to +70 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Maximum current on TPP | ITPP |  | 0 |  | 100 | mA |

Table 5. Resistance

| Parameter | Min Value | Standard Method |
| :---: | :---: | :---: |
| ESD |  |  |
| On pins. HBM (Human Body Model) CMOS I/O | 2 kV | MIL-STD-883- method 3015.7 |
| On die surface (Zapgun) Air discharge | $\pm 16 \mathrm{kV}$ | NF EN 6100-4-2 |
| MECHANICAL ABRASION |  |  |
| Number of cycles without lubricant multiply by a factor of 20 for correlation with a real finger | 200000 | MIL E 12397B |
| CHEMICAL RESISTANCE |  |  |
| Cleaning agent, acid, grease, alcohol, diluted acetone | 4 hours | Internal method |

Table 6. Specifications

| Explanation Of Test Levels |  |
| :--- | :--- |
| I | $100 \%$ production tested at $+25^{\circ} \mathrm{C}$ |
| II | $100 \%$ production tested at $+25^{\circ} \mathrm{C}$, and sample tested at specified temperatures (AC testing done on sample) |
| III | Sample tested only |
| IV | Parameter is guaranteed by design and/or characterization testing |
| V | Parameter is a typical value only |
| VI | $100 \%$ production tested at temperature extremes |
| D | $100 \%$ probe tested on wafer at $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ |


| Parameter | Symbol | Test Level | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  | IV |  | 50 |  | micron |
| Size |  | IV |  | $8 \times 280$ |  | pixel |
| Yield: number of bad pixels |  | I |  |  | 15 | bad pixels |
| Equivalent resistance on TPP pin |  | I | 23 | 30 | 47 | $\Omega$ |

Table 7. 5 V . Power supply $=+5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{F}_{\text {PCLK }}=1 \mathrm{MHz}$; Duty cycle $=50 \%$;
$\mathrm{C}_{\text {load }} 120 \mathrm{pF}$ on digital outputs, analog outputs disconnected otherwise specified.

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Positive supply voltage | $\mathrm{V}_{\mathrm{Cc}}$ |  | 4.5 | 5 | 5.5 | V |
| Digital positive supply current on $\mathrm{V}_{\mathrm{CC}}$ pin $C_{\text {load }}=0$ | $\mathrm{I}_{\mathrm{cc}}$ | $\begin{gathered} \text { I } \\ \text { IV } \end{gathered}$ |  | $\begin{aligned} & 7 \\ & 5 \end{aligned}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power dissipation on $\mathrm{V}_{\mathrm{cc}} \quad \mathrm{C}_{\text {load }}=0$ | $\mathrm{P}_{\mathrm{CC}}$ | $\begin{gathered} \text { I } \\ \text { IV } \end{gathered}$ |  | $\begin{aligned} & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & 50 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| Current on $\mathrm{V}_{\text {CC }}$ in NAP mode | $\mathrm{I}_{\text {CCNAP }}$ | I |  |  | 10 | $\mu \mathrm{A}$ |
| Analog Output |  |  |  |  |  |  |
| Voltage range | $\mathrm{V}_{\mathrm{AVx}}$ | 1 | 0 |  | 2.9 | V |
| Digital Inputs |  |  |  |  |  |  |
| Logic compatibility |  |  | CMOS |  |  |  |
| Logic "0" voltage | $\mathrm{V}_{\text {IL }}$ | 1 | 0 |  | 1.2 | V |
| Logic "1" voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 3.6 |  | VCC | V |
| Logic "0" current |  | 1 | -10 |  | 0 | $\mu \mathrm{A}$ |
| Logic "1"current | $\mathrm{I}_{\mathrm{H}}$ | I | 0 |  | 10 | $\mu \mathrm{A}$ |
| Digital Outputs |  |  |  |  |  |  |
| Logic compatibility |  |  |  | MOS |  |  |
| Logic "0" voltage ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{OL}}$ | I |  |  | 1.5 | V |
| Logic " 1 " voltage ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{OH}}$ | 1 | 3.5 |  |  | V |

Note: 1. With $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$

Table 8. 3.3V. Power supply $=+3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{F}_{\mathrm{PCLK}}=1 \mathrm{MHz}$; Duty cycle $=50 \%$;
$\mathrm{C}_{\text {load }} 120 \mathrm{pF}$ on digital outputs, analog outputs disconnected otherwise specified

| Parameter | Symbol | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Requirements |  |  |  |  |  |  |
| Positive supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 3.0 | 3.3 | 3.6 | V |
| Digital positive supply current on $\mathrm{V}_{\mathrm{CC}}$ pin $\mathrm{C}_{\text {load }}=0$ | $\mathrm{I}_{\mathrm{CC}}$ | $\begin{gathered} \text { I } \\ \text { IV } \end{gathered}$ |  | $\begin{aligned} & 6 \\ & 5 \end{aligned}$ | $\begin{gathered} 10 \\ 6 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power dissipation on $\mathrm{V}_{\mathrm{CC}}$ $C_{\text {load }}=0$ | $\mathrm{P}_{\mathrm{CC}}$ | $\begin{gathered} \text { I } \\ \text { IV } \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 17 \end{aligned}$ | $\begin{aligned} & 33 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| Current on $\mathrm{V}_{\mathrm{CC}}$ in NAP mode | $\mathrm{I}_{\text {CCNAP }}$ | I |  |  | 10 | $\mu \mathrm{A}$ |
| Analog Output |  |  |  |  |  |  |
| Voltage range | $\mathrm{V}_{\mathrm{AV} \mathrm{x}}$ | I | 0 |  | 2.9 | V |
| Digital Inputs |  |  |  |  |  |  |
| Logic compatibility |  |  | CMOS |  |  |  |
| Logic "0" voltage | $\mathrm{V}_{\text {IL }}$ | I | 0 |  | 0.8 | V |
| Logic "1" voltage | $\mathrm{V}_{\mathrm{IH}}$ | 1 | 2.3 |  | VCC | V |
| Logic "0" current | 1 IL | 1 | -10 |  | 0 | $\mu \mathrm{A}$ |
| Logic "1"current | $\mathrm{I}_{\mathrm{H}}$ | 1 | 0 |  | 10 | $\mu \mathrm{A}$ |
| Digital Outputs |  |  |  |  |  |  |
| Logic compatibility |  |  |  | cmos |  |  |
| Logic "0" voltage ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{OL}}$ | 1 |  |  | 0.6 | V |
| Logic "1" voltage ${ }^{(1)}$ | $\mathrm{V}_{\mathrm{OH}}$ | 1 | 2.4 |  |  | V |

Note: 1. With $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$

Table 9. Switching Performances. $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{F}_{\mathrm{PCLK}}=1 \mathrm{MHz}$; Duty cycle $=50 \%$;
$\mathrm{C}_{\text {load }} 120 \mathrm{pF}$ on digital and analog outputs otherwise specified

| Parameter | Symbol | Test level | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency | $\mathrm{f}_{\text {PCLK }}$ | l | 0.5 | 1 | 2 | MHz |
| Clock pulse width (high) | $\mathrm{t}_{\text {HCLK }}$ | l | 250 |  |  | ns |
| Clock pulse width (low) | $\mathrm{t}_{\text {LCLK }}$ | l | 250 |  |  | ns |
| Clock setup time (high)/reset falling edge | $\mathrm{t}_{\text {Setup }}$ | l |  |  | 0 | ns |
| No data change | $\mathrm{t}_{\text {NOOE }}$ | IV | 100 |  |  | ns |

Table 10. 5.0V. All power supplies $=+5 \mathrm{~V}$

| Parameter | Symbol | Test level | Min | Typ | Max |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Unit |  |  |  |  |  |
| Output delay from PCLK to ACKN rising edge | $\mathrm{t}_{\text {PLHACKN }}$ | l |  |  | 85 |
| Output delay from PCLK to ACKN falling edge | $\mathrm{t}_{\text {PHLACKN }}$ | l |  |  | ns |
| Output delay from PCLK to Data output Dxi | $\mathrm{t}_{\text {PDATA }}$ | I |  |  | 80 |
| Output delay from PCLK to Analog output Avx | $\mathrm{t}_{\text {PAVIDEO }}$ | I |  |  | 70 |
| Output delay from OE to data high-Z | $\mathrm{t}_{\text {DATAZ }}$ | IV |  | ns |  |
| Output delay from OE to data output | $\mathrm{t}_{\text {ZDATA }}$ | IV |  | 25 |  |

Table 11. 3.3V. All power supplies $=+3.3 \mathrm{~V}$

| Parameter | Symbol | Test level | Min | Typ | Max |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Unit |  |  |  |  |  |
| Output delay from PCLK to ACKN rising edge | $\mathrm{t}_{\text {PLHACKN }}$ | I |  |  | 110 |
| Output delay from PCLK to ACKN falling edge | $\mathrm{t}_{\text {PHLACKN }}$ | I |  |  | 95 |
| Output delay from PCLK to Data output Dxi | $\mathrm{t}_{\text {PDATA }}$ | I |  |  | ns |
| Output delay from PCLK to Analog output AVx | $\mathrm{t}_{\text {PAVIDEO }}$ | I |  |  | 85 |
| Output delay from OE to data high-Z | $\mathrm{t}_{\text {DATAZ }}$ | IV |  | 190 | ns |
| Output delay from OE to data output | $\mathrm{t}_{\text {ZDATA }}$ | IV |  | 44 |  |

Figure 2. Reset


Figure 3. Read One Byte/Two Pixels


Figure 4. Output Enable


Figure 5. No data change


Note: OE must not change during TNOOE after the PCLK falls. This is to ensure that the output drivers of the data is not driving current, to reduce the noise level on the power supply.

Figure 6. FCD4B14 Block Diagram


Functional Description
The circuit is divided into two main sections: sensor and data conversion. One particular column among $280+1$ is selected in the sensor array (1), then each pixel of the selected column sends its electrical information to amplifiers (2) (one per line), then two lines at a time are selected (odd and even) so that two particular pixels send their information to the input of two 4-bit Analog-to-Digital Converters (3), so 2 pixels can be read for each clock pulse (4).

Figure 7. Functional Description


## Sensor

Each pixel is a sensor in itself. The sensor detects a temperature differential between the beginning of acquisition and the reading of information: this is the integration time. The integration time begins with a reset of the pixel to a predefined initial state. Note that the integration time reset has nothing to do with the reset of the digital section.
Then, at a rate depending on the sensitivity of the pyroelectric layer, on the temperature variation between the reset and the end of the integration time, and on the duration of the integration time, electrical charges are generated at the pixel level.

## Analog-to-Digital Converter/ <br> Reconstructing an 8-bit Fingerprint Image

An Analog-to-Digital Converter (ADC) is used to convert the analog signal coming from the pixel into digital data that can be used by a processor.

As the data rate for parallel port and USB is in the range of 1 MB per second and at least a rate of 500 frames per second is needed to reconstruct the image with a fair sweeping speed for the finger, two 4 -bit ADCs have been used to output 2 pixels at a time on 1 byte.

A reset is not necessary between each frame acquisition!
Start sequence must consist of:

1. Set the RST pin to high
2. Set the RST pin to low
3. Send 4 clock pulses (due to pipe-line)
4. Send clock pulses to skip the first frame

Note that the first frame never contains relevant information because the integration time is not correct.

Figure 8. Start Sequence


## Reading the Frames

Read One Byte/Output
Enable Enable

## Video Output

A frame consists of 280 true columns +1 dummy column of 8 pixels. As two pixels are output at a time, a system must send $281 x 4=1124$ clock pulses to read one frame.
Reset must be low when reading the frames.
Clock is taken into account on the falling edge and data are output on the rising edge.
For each clock pulse, after the start sequence, a new byte is output on the Do0-3, De03 pins. This byte contains 2 pixels: 4 -bit on Do0-3 (odd pixels), 4-bit on De0-3 (even pixels).
To output the data, the output enable (OE) pin must be low. When OE is high, the Do03 and De0-3 pins are in high impedance state. This enables an easy connection to a microprocessor bus without additional circuitry-it will enable data output by using a chip select signal. Note that the FCD4B14 is always sending data: there is no data exchange to perform using read/write mode.

IMPORTANT: When a falling edge is applied on OE (i.e when the Output Enable becomes active), then some current is drained from the power supply to drive the 8 outputs, producing some noise. It is important to avoid such noise just after the falling edge of the clock PCLK, when the pixels information is evaluated: the timing diagram figure 5 and time $\mathrm{T}_{\text {NOOE }}$ defines the interval time where the power supply must be as quiet as possible.

An analog signal is also available on pins AVE and AVO. Note that video output is available one clock pulse before the corresponding digital output (one clock pipe-line delay for the analog to digital conversion).

## Pixel Order

After a reset, pixel number one is located on the upper left corner, looking at the chip with bond pads to the right. For each column of 8 pixels, pixels 1-3-5-7 are output on odd data Do0-3 pins, pixels 2-4-6-8 are output on even data De0-3 pins. Most significant bit is bit \#3, least significant is bit \#0.

Figure 9. Pixel Order


## Synchronization: The

 Dummy ColumnA dummy column has been added to the sensor to act as a specific pattern to detect the first pixel. So, 280 true columns +1 dummy column are read for each frame.
The 4 bytes of the dummy column contain a fixed pattern on the two first bytes, and temperature information on the last two bytes.

| Dummy Byte | Odd | Even |
| :--- | :--- | :--- |
| Dummy Byte 1 DB1: | 111 X | 0000 |
| Dummy Byte 2 DB2: | 111 X | 0000 |
| Dummy Byte 3 DB3: | rrrr | nnnn |
| Dummy Byte 4 DB4: | tttt | pppp |

Note: $\quad \mathrm{x}$ represents 0 or 1
The sequence 111X0000 111X0000 appears on every frame (exactly every 1124 clock pulses), so it is an easy pattern to recognize for synchronization purposes.

Thermometer
The dummy bytes DB3 and DB4 contains some internal and temperature information.
The even nibble nnnn in DB3 can be used to measure an increase (or decrease) of the chip temperature, using the difference between two measures of the same physical device. The following table gives values in Kelvin.

| nnnn <br> Decimal | nnnn <br> Binary | Temperature differential with code 8 in <br> Kelvin |
| :---: | :---: | :---: |
| 15 | 1111 | 11.2 |
| 14 | 1110 | 8.4 |
| 13 | 1101 | 7 |
| 12 | 1100 | 5.6 |
| 11 | 1011 | 4.2 |
| 10 | 1010 | 2.8 |
| 9 | 1001 | 1.4 |
| 8 | 1000 | 0 |
| 7 | 0111 | -1.4 |
| 6 | 0101 | -2.8 |
| 5 | 0100 | -4.2 |
| 4 | 0011 | -5.6 |
| 3 | 0010 | -7 |
| 2 | 0001 | -8.4 |
| 1 | 0000 | -11.2 |
| 0 |  | $<-16.8$ |
|  |  |  |

For code 0 and 15, the absolute value is a minimum (saturation).
When the image contrast becomes low because of a low temperature difference between the finger and the sensor, it is recommended to use the temperature stabilization circuitry to increase the temperature of two codes (i.e. from 8 to 10), to get at least an increase $>1.4$ Kelvin of the sensor. This enables to recover enough contrast to get a proper fingeprint for recognition purpose.

## Integration Time and Clock Jitter

The FCD4B14 is not very sensitive to clock jitter (clock variation). The most important requirement is a regular integration time that ensures the frame reading rate is also as regular as possible, in order to get consistent fingerprint slices.

If the integration time is not regular, contrast will vary from one frame to another.
Note that it is possible to introduce some waiting time between each set of 1124 clock pulses, but the overall time of one frame read must be regular. This waiting time is generally the time needed by the processor to perform some calculation over the frame (to detect the finger, for instance).

Figure 10. Read One Frame


Figure 11. Regular Integration Time


Power Management

## Nap Mode

## Static Current <br> Consumption

## Dynamic Current Consumption

Temperature
Stabilization Power
Consumption (TPP pin)

Several strategies are possible to reduce power consumption when not in use.
The simplest and most efficient is to cut the power supply, using external means.
A nap mode is also implemented in the FCD4B14. To activate this nap mode, user must:

1. Set the reset RST pin to high. Doing this, all analog sections of the device are internally powered down.
2. Set the clock PCLK pin to high (or low), thus stopping the entire digital section.
3. Set the TPE pin to low or disconnect TPP to stop the temperature stabilization feature.
4. Set Output Enable OE pin to high, so that output are forced in HiZ.

Figure 12. Nap Mode


In Nap Mode, all internal transistors are in shut mode. Only leakage current is drained in power supply, generally less than the tested value.

When the clock is stopped (set to 1 ) and the reset is low (set to 0 ), the analog sections of the device drain some current and the digital section does not consume current if the outputs are connected to a standard CMOS input (= no current is drained in the I/O). In this case the typical current value is 5 mA . This current does not depend on the voltage (i.e. it is almost the same from 3 V to 5.5 V ).

When the clock is running, the digital sections are consuming current, and particularly the outputs if they are heavily loaded. In any case, it should be less than the testing machine ( 120 pF load on each I/O), 50 pF maximum is recommended.

Connected to a USB interface chip (see application note 26 related to the FCDEMO4 kit) at 5 V , and running at about 1 MHz , the FCD4B14 consumes less than 7 mA on VCC pin.

When the TPE pin is set to 1 , current is drained via the TPP pin. The current is limited by the internal equivalent resistance given in table 4 and a possible external resistor.

Most of the time, TPE is set to 0 and no current is drained in TPP. When the image contrast becomes low because of a low temperature differential (less than one Kelvin), then it is recommended to set TPE to 1 during a short time so that the dissipated power in the chip elevates the temperature, enabling to recover contrast. The necessary time to increase the chip temperature of one Kelvin depends on the dissipated power, the thermal capacity of the silicon sensor and the thermal resistance between the sensor and the surroundings.

As a rule of thumb, dissipating 300 mW in the chip elevates the temperature of 1 Kelvin in one second. With the $30 \Omega$ typical value, 300 mW is 3 V applied on TPP.

## Packaging:

## Mechanical Data

Figure 13. COB: Top View (all dimensions in mm)


Figure 14. COB: Bottom View (all dimensions in mm )


Figure 15. DIL Package (all dimensions in mm )


+     - 


## Ordering Information

## Package Device



Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600

## Europe

Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Operations

Memory<br>Atmel Corporate<br>2325 Orchard Parkway<br>San Jose, CA 95131<br>TEL 1(408) 436-4270<br>FAX 1(408) 436-4314

Microcontrollers<br>Atmel Corporate<br>2325 Orchard Parkway<br>San Jose, CA 95131<br>TEL 1(408) 436-4270<br>FAX 1(408) 436-4314

Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Atmel Smart Card ICs
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

RF/Automotive<br>Atmel Heilbronn<br>Theresienstrasse 2<br>Postfach 3535<br>74025 Heilbronn, Germany<br>TEL (49) 71-31-67-0<br>FAX (49) 71-31-67-2340<br>Atmel Colorado Springs<br>1150 East Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906<br>TEL 1(719) 576-3300<br>FAX 1(719) 540-1759<br>Biometrics/Imaging/Hi-Rel MPU/<br>High Speed Converters/RF Datacom Atmel Grenoble<br>Avenue de Rochepleine<br>BP 123<br>38521 Saint-Egreve Cedex, France<br>TEL (33) 4-76-58-30-00<br>FAX (33) 4-76-58-34-80

| e-mail |
| :--- |
| literature @ atmel.com |

Web Site
http://www.atmel.com
© Atmel Corporation 2002.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL ${ }^{\circledR}$ is the registered trademarks of Atmel.
Other terms and product names may be the trademarks of others.

