## SIEMENS

Quad Driver Incl. Short-Circuit Signaling

FZL 4145 D

## Bipolar IC

## Features

- Short-circuit shutdown with clock generator
- Four driver circuits for controlling power transistors
- Overload and short-circuit signaling


| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| FZL 4145 D | Q67000-H8437 | P-DIP-18-1 |

## General Description

The IC comprises four driver circuits capable of driving power transistors for high output currents. The output transistors are protected against short-circuit to ground and supply voltage. The input threshold can be adjusted between 1.5 V and 7 V . Overload or shortcircuit failure at an output will be indicated at pin SQ (signaling output).

## Functional Description

Each driver circuit has one active high driver input DI and a common enable input (ENA) (active high) is provided for all stages. The (Q) outputs are designed to drive the output transistors. The load current is sampled via pin W. If the load current exceeds the preset value, the output stage switches off. Switching-on again is provided by the built-in clock generator. Its operation requires an external capacitor $C_{\mathrm{T}}$ at pin C. If $C_{\mathrm{T}}$ is bridged by a break-key, switching on can only be carried out by operating a key. The duty cycle of the clock generator is 1:50 (e.g. $40 \mu \mathrm{~s} / 2 \mathrm{~ms}$ with $C_{\mathrm{T}}=33 \mathrm{nF}$ ).
In case of overcurrent or short-circuit failure at any output stage the signaling output (SQ) will go low. In clock-governed operation (i.e. when there is automatic switching on by the clock and not by a key), SQ goes high and low at the clock rate as long as a short-circuit or overload exists. SQ is an open-collector output.
Unused W pins must be connected to $V_{\mathrm{s}}$. Open W pins would simulate a short-circuit and activate the signaling output.

Pin Configuration
(top view)



## Block Diagram

The switching threshold at inputs DI and ENA can be adjusted between 1.5 V and 7 V via connection TS:

$$
\begin{array}{ll}
V_{\mathrm{TS}}=0 \mathrm{~V} ; & \text { input threshold }=1.5 \mathrm{~V} \text { (for } 5 \mathrm{~V} \text { logic) } \\
V_{\mathrm{TS}}=0 \text { to } 5 \mathrm{~V} ; & \text { input threshold }=V_{\mathrm{TS}}+1.5 \mathrm{~V} \\
V_{\mathrm{TS}}=V_{\mathrm{S}}: & \text { input threshold }=7 \mathrm{~V} \text { (for } 12 / 15 \mathrm{~V} \text { and } 24 / 28 \mathrm{~V} \text { logic) }
\end{array}
$$

If the output is disabled due to the logic states of inputs DI or ENA this disable is effective over the total supply voltage range between $V_{\mathrm{S}}=0 \mathrm{~V}$ and $V_{\mathrm{S}}=35 \mathrm{~V}$.
The inputs are protected with clamp diodes.

Absolute Maximum Ratings

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\text {S }}$ $V_{\text {S }}$ | -0.3 -0.3 | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 100 ms duration, 1 s interval 1) |
| Input voltage at DI and ENA | $V_{\text {DI, ENA }}$ | -0.3 | 35 | V |  |
| Voltage at TS and SQ | $V_{\text {TS, SQ }}$ | -0.3 | 45 | V |  |
| Output voltage $V_{Q}$ and voltage at C | $V_{\mathrm{Q}}, V_{\mathrm{C}}$ | $-0.3$ | $V_{\text {S }}$ | V |  |
| Voltage at W | $V_{\text {w }}$ | $V_{S}-5$ | $V_{\text {S }}$ | V | 3) |
| Input current at DI and ENA | $I_{\text {DI, ENA }}$ | - 3 | 1 | mA | 2) |
|  | $I_{\text {DI, ENA }}$ | -6 | 2 | mA | 2) 100 ms duration, 1 s interval 2) $100 \mu \mathrm{~s}$ duration, 1 ms interval |
|  | $I_{\text {DI, ENA }}$ | -6 | 5 | mA |  |
| Output current at SQ | $I_{\text {SQ }}$ |  | 8 | mA |  |
| Power dissipation of all input diodes | $P_{\text {tot }}$ |  | 50 | mW |  |
| Storage temperature Thermal resistance | $T_{\text {stg }}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| system - air | $R_{\text {th SA }}$ |  | 65 | K/W |  |
| system - case | $R_{\text {th Sc }}$ |  | 45 | K/W |  |

## Operating Range

| Supply voltage for input threshold 1.5 V 1.5 V to 6.5 V 7 V | $\begin{aligned} & V_{\mathrm{s}} \\ & V_{\mathrm{s}} \\ & V_{\mathrm{S}} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & V_{\mathrm{TS}}+4.5 \\ & 10 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ | $\begin{aligned} & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \text { to } 5 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ambient temperature | $T_{\text {A }}$ | -25 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: ${ }^{1)} V_{\mathrm{DI}, \mathrm{ENA}}>35 \mathrm{~V}$ requires a protective resistor before DI, ENA.
${ }^{\text {2) }} V_{\mathrm{DD}, \mathrm{ENA}}$ may increase to more than 35 V during current nodes.
${ }^{3}$ ) Unused $W$ connections must be connected to $V_{\mathrm{s}}$.

Characteristics
Supply voltage $4.5 \mathrm{~V} \leq V_{\mathrm{S}} \leq 30 \mathrm{~V}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |
| Supply current | $I_{\text {S }}$ |  | 6 | 8.5 | mA | $\begin{aligned} & V_{\text {ENA }}=0 \mathrm{~V}, \\ & V_{\mathrm{W}}=V_{\mathrm{S}} \end{aligned}$ |
| H-input voltage at DI, ENA <br> H-input voltage at DI, ENA <br> L-input voltage at DI, ENA <br> L-input voltage at DI, ENA | $\begin{aligned} & V_{\mathrm{H}} \\ & V_{\mathrm{H}} \\ & V_{\mathrm{LL}} \\ & V_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & 2 \\ & 8 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 6 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \end{array}$ | $\begin{aligned} & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \\ & V_{\mathrm{TS}}=0 V^{2} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \end{aligned}$ |
| Input current at DI, ENA | $I_{\text {DI, ENA }}$ | 50 |  | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & 0.5 \mathrm{~V} \leq V_{\mathrm{Dl}, \mathrm{ENA}} \\ & \leq 30 \mathrm{~V} \end{aligned}$ |
| L-output voltage at SQ | $V_{\text {SQL }}$ |  |  | 0.5 | V | $I_{\text {SQ }}=5 \mathrm{~mA}$ |
| Output current available ${ }^{1)}$ <br> Current from TS | $\begin{aligned} & I_{\mathrm{Q}} \\ & I_{\mathrm{Q}} \\ & -I_{\mathrm{TS}} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.7 \end{aligned}$ | $2.5$ <br> 2 | 10 | mA <br> mA <br> $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{Q}}=V_{\mathrm{S}}-1.5 \mathrm{~V} \\ & T_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & V_{\mathrm{Q}}=V_{\mathrm{S}}-1.5 \mathrm{~V} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \end{aligned}$ |
| Switching threshold at W | $V_{\text {w }}$ | $V_{s}-0.6$ | $V_{\text {S }}-0.5$ | $V_{s}-0.4$ | V |  |
| Current in W Current from C Current in C | $\begin{aligned} & I_{\mathrm{W}} \\ & -I_{\mathrm{C}} \\ & I_{\mathrm{C}} \end{aligned}$ | $\begin{aligned} & 12 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 20 \\ & 1 \end{aligned}$ | $\begin{aligned} & 100 \\ & 34 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \end{aligned}$ |
| Upper switching threshold at C Lower switching threshold at C Saturation voltage at $\mathrm{T}^{2)}$ H-output voltage | $\begin{aligned} & V_{\mathrm{CU}} \\ & V_{\mathrm{CL}} \\ & V_{\mathrm{QR}} \\ & V_{\mathrm{QH}} \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 0.6 \\ & \\ & V_{s}- \\ & 0.25 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 0.9 \\ & V_{\mathrm{s}}-0.3 \\ & V_{\mathrm{s}}- \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & V_{\mathrm{W}}=V_{\mathrm{S}}-2 \mathrm{~V}, \\ & I_{\mathrm{Q}}=0 \\ & V_{\text {ENA }}=0 \mathrm{~V} \end{aligned}$ |

[^0]

## Schematic Circuit Diagram of One Stage



Mode of Operation: Switching-ON again after Overload with Key H


Mode of Operation: Automatic Switching-ON again after Overload

## Typical Application Circuits

The load conditions at Q depend on the permissible power dissipation of the used power transistors. The pulsed power dissipation in case of a short circuit must be observed.
In order to suppress oscillations of the power stage in case of a short circuit, a capacitor $C$ at Q1 to Q4 is necessary if e.g. fast switching transistors are used.
Typical value X of $C$ : approx. 20 nF .
The output circuit 1 is suited for currents up to approx. $I_{\mathrm{Q}}=100 \mathrm{~mA}$.
The output circuit 2 and 3 are suited for currents up to approx. $I_{Q}=2 \mathrm{~A}$. A minimum power dissipation can be achieved with circuit 3 .
A break key in parallel to $C_{\mathrm{T}}$ allows a manual switch-on in case of short-circuit.

$R_{\mathrm{P}}=$ Precision resistor (current measurement)
$C_{\mathrm{T}}=0.8 \times t_{\mathrm{p}}(\mathrm{nF}, \mu \mathrm{s})$
$t_{\mathrm{p}}=$ Short-circuit current pulse length
Note: Circuit 1 does not permit a capacitor between Q1 and Q4 and the collector.
Circuit 2 does not permit a capacitor between Q1 and Q4 and base or emitter, respectively.
Otherwise too high current spikes would arise in case of a short circuit.

## Typical Application of Short-Circuit Signaling Output SQ



1. LED Display


## 2. TTL/CMOS/LSL Driving

If the pulses appearing at SQ during clocked operation disturb the remainder of the circuit, a lowpass filter will be necessary. For a load current of $I_{\mathrm{SQ}}=1 \mathrm{~mA}$ a capacitor $C$ of approx. 10 nF is necessary to limit the output pulses of up to $10 \mu \mathrm{~s}$ (depending on $C_{\mathrm{T}}$ ) to 1 V . Signaling occurs after approx. $50 \mu \mathrm{~s}$.

## SIEMENS

Quad Driver Incl. Short-Circuit Signaling

## Bipolar IC

## Features

- Short-circuit signaling
- Four driver circuits for driving power transistors
- Turn-ON threshold setting from 1.5 to 7 V


| Type | Ordering Code | Package |
| :--- | :--- | :--- |
| FZL 4146 G | Q67000-H8743 | P-DSO-20-7 (SMD) |

## General Description

The IC comprises four driver circuits capable of driving power transistors (PNP or PMOS). The output transistors are protected against short-circuit to ground and supply voltage. The turn-ON threshold can be set from 1.5 V to 7 V . Overload at one or several outputs will be indicated at pin SQ (signaling output). The corresponding power transistors are then protected by changeover to clock-governed operation.

## Circuit Description

Each driver circuit has one active high driver input DI and a common enable input ENA (active high) is provided for all stages. The Q output is designed to drive the output transistors. The load current is sampled and, if necessary, limited via pin W. If the load current exceeds the preset value, the output stage switches off. Switching-ON again is provided by the built-in clock generator T. Its operation requires an external capacitor $C_{\mathrm{e}}$ at pin CE. If $C_{\mathrm{e}}$ is bridged by a break-key, switching-ON can only be carried out by operating a key. The duty cycle of the clock generator is $1: 47$ (e.g. $45 \mu \mathrm{~s} / 2.1 \mathrm{~ms}$ with $C_{\mathrm{e}}=10 \mathrm{nF}$ ). The clock generator is previleged versus the current sensor shut down. When the supply is connected, the internal RS-FF goes into the state corresponding to the released output.

The turn-ON threshold at input DI and ENA can be set via pin TS from 1.5 to 7 V .
$V_{\text {TS }}=0 \mathrm{~V} \ldots 1.5 \mathrm{~V} \quad$ Turn -ON threshold $=1.5 \mathrm{~V}$
$V_{\text {TS }}=1.5 \mathrm{~V} \ldots 1.5 \mathrm{~V} \quad$ Turn-ON threshold $=V_{\text {TS }}$
$V_{\text {TS }}=V_{\mathrm{S}} \quad$ Turn-ON threshold $=7 \mathrm{~V}$
Inputs DI, ENA and W are proof against line break, i.e. an open input at DI or ENA corresponds to input L , open input W corresponds to overcurrent. If input TS is open, the highest turn-ON threshold is provided.
The internal current supply B and the undervoltage monitor UV ensure that in case of a supply voltage that is below the $V_{\mathrm{S}}$ turn-OFF threshold, outputs Q and SQ are disabled and the inputs go high-impedance. Basic functioning is possible within the range from $V_{\mathrm{S}}$ turn-OFF threshold to 4.5 V .
In case of overcurrent or short-circuit to ground at any output stage the signaling output (SQ) will go low. In clock-governed operation (i.e. when there is automatic switching-ON by the clock and not by a key), SQ goes high and low at the clock rate as long as a shortcircuit or overload is present. SQ is an open-collector output.
Any input and output is ESD proof within the limit values.

Pin Configuration
(top view)

| CE 만 | O | 20 | D Q1 |
| :---: | :---: | :---: | :---: |
| ENA [12 |  | 19 | T W1 |
| 011 [13 |  | 18 | $\square \mathrm{Q} 2$ |
| D12 [14 |  | 17 | T W2 |
| N.C. प 5 |  | 16 | T GND |
| GND - 6 |  | 15 | $\square \mathrm{V}_{\mathrm{s}}$ |
| D13 [17 |  | 14 | D Q3 |
| D14 [18 |  | 13 | T W3 |
| TS H- $^{9}$ |  | 12 | D Q4 |
| SQ 파 10 |  | 11 | $1{ }^{\text {W }} 4$ |

## Pin Definitions and Functions

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | CE | Pin for $C_{\text {e }}$ |
| 2 | ENA | Enable input for drivers 1 to 4 |
| 3 | DI1 | Input, driver 1 |
| 4 | DI2 | Input, driver 2 |
| 5 | N.C. | Not connected |
| 6 | GND | Ground |
| 7 | DI3 | Input, driver 3 |
| 8 | DI4 | Input, driver 4 |
| 9 | TS | Threshold changeover for all inputs |
| 10 | SQ | Short-circuit signaling, output for drivers 1 to 4 |
| 11 | W4 | Output, current sensor driver 4 |
| 12 | Q4 | Output, driver 4 |
| 13 | W3 | Output, current sensor driver 3 |
| 14 | Q3 | Output, driver 3 |
| 15 | $V_{\text {S }}$ | Supply voltage |
| 16 | GND | Ground |
| 17 | W2 | Output, current sensor driver 2 |
| 18 | Q2 | Output, driver 2 |
| 19 | W1 | Output, current sensor driver 1 |
| 20 | Q1 | Output, driver 1 |

FZL 4146


## Block Diagram

## Absolute Maximum Ratings

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage | $V_{\text {S }}$ | -0.3 | 40 | V |  |
| Supply voltage | $V_{\text {S }}$ | -0.3 | 45 | V | 100 ms , |
|  |  |  |  |  | 5 s interval |
| Supply voltage | $V_{\text {S }}$ | -0.3 | 48 | V | $120 \mu \mathrm{~s}$ |
| Reverse supply current in GND | $I_{\text {GND }}$ |  | 0.5 | A |  |
| Input voltage at DI and ENA, TS | $V_{\mathrm{DI}, \mathrm{ENA}, \mathrm{TS}}$ | -5 | 40 | V |  |
| Input voltage at DI and ENA, TS | $V_{\text {DI, ENA,TS }}$ | -5 | 45 | V | 100 ms , |
| Output voltage Q | $V_{Q}$ | $V_{S}-8$ | $V_{\text {S }}$ | V | 5 s interval min. (-0.3 V) |
| Current in Q | $I_{Q}$ | - 10 | 3 | mA | 18) |
| Voltage on W | $V_{\text {w }}$ | $V_{\text {S }}-6.5$ | $V_{\mathrm{S}}+5$ | V | $\begin{aligned} & \min .-0.3 \mathrm{~V}, \\ & \max .45 \end{aligned}$ |
| Voltage on W | $V_{\text {w }}$ | $V_{\text {S }}-12$ | $V_{\mathrm{S}}+5$ | V | $\begin{aligned} & \min . ~-~ 0.3 V, \\ & \max .45 V^{2} \end{aligned}$ |
| Voltage on CE | $V_{\text {C }}$ | -0.3 | $V_{\text {S }}$ | V | $\begin{aligned} & \min . ~-~ 0.3 \mathrm{~V}, \\ & \max .45 \mathrm{~V}^{3} \end{aligned}$ |
| Voltage on SQ | $V_{\text {SQ }}$ | -0.5 | 45 | V | Output high |
| Input current DI, ENA, TS | $V_{\text {DI, ENA, T }}$ | -3 | 3 | mA | 4) |
| Input current DI, ENA, TS | $V_{\text {DI, ENA, }}$ | - 5 | 5 | mA | 100 ms , 5 s interval |
| Input current DI, ENA, TS | $V_{\text {DI, ENA, }}$ | - 10 | 10 | mA | $10 \mu \mathrm{~s}, 500 \mu \mathrm{~s}$ interval |

Notes: ${ }^{1)}$ An adequate resistor in the GND line can provide protection in case of polarization of $V_{\mathrm{s}}$. It should be noted, however, that in this case all pins may become conductive across GND.
${ }^{2}$ ) Loading may lead to degradation and thus to a shift of the switching threshold at W . (Characteristics: switching threshold at W). Short loading may lead to a deviation of approx. 20 mV .
${ }^{3)}$ In case of short-circuit of $V_{\mathrm{S}}$, the capacitance stored in $C_{\mathrm{e}}$ during previous operation will not damage the IC.
${ }^{4)}$ Note the power loss.

Absolute Maximum Ratings (cont'd)

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Current in SQ | $I_{\text {SQ }}$ | -3 | 8 | mA | Output low |
| Current in W | $I_{\text {w }}$ | -5 | 5 | mA | $1 \mathrm{~ms}, 50 \mathrm{~ms}$ interval ${ }^{5}$ |
| Current in W | $I_{\text {w }}$ | - 10 | 10 | mA | $10 \mu \mathrm{~s}, 500 \mu \mathrm{~s}$ interval ${ }^{5)}$ |
| Junction temperature | $T_{\text {j }}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | $T_{\text {stg }}$ | - 50 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Therm. resistance, system-ambient | $R_{\mathrm{th} S \mathrm{~A}}$ |  | $95$ | K/W |  |
| Therm. resistance, system-packag. | $R_{\text {th SP }}$ |  | 25 | K/W | 6) |
| ESD strength acc. to MIL - <br> hrs. 883 Meth. 3015 <br> ( $100 \mathrm{pF} / 1.5 \mathrm{k} \Omega$, <br> 5 discharges/polarity) | $V_{\text {ESD }}$ | -2 | 2 | kV |  |
| Burst strength of the inputs/ outputs $Q$ and $W$ connected to the power transistors (in acc. with IEC publ. 801-4) | $V_{\text {Bust }}$ | 300 |  | V | 7) |
| Junction temperature in normal operation during 15 years with 100 \% ED | $T_{\text {j15 }}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ | 8) |

Notes: ${ }^{5}$ Loading may lead to degradation and thus to a shift of the switching threshold at W . Unfrequent loading leads to a deviation of approx. 20 mV .
${ }^{6)}$ Related to GND; the GND pins are connected with the chip carrier via the leadframe.
${ }^{7}$ ) If it can be prooved with samples.
${ }^{8)}$ During normal operation, the failure rate is $\leq 100$ fit acc. to SN 29500 at a junction temperature of $75^{\circ} \mathrm{C}$.

## Operating Range

| Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | max. |  |  |
| Supply voltage ${ }^{111}$ | $V_{\text {S }}$ | 4.5 | 40 | V | $V_{\text {TS }}=0 \ldots 1.5 \mathrm{~V}$ |
| Supply voltage ${ }^{12)}$ | $V_{\text {S }}$ | $V_{\text {S }}+3$ | 40 | V | $V_{\text {TS }}=1.5 \ldots .7 \mathrm{~V}$ |
| Supply voltage ${ }^{13)}$ | $V_{\text {S }}$ | 10 | 40 | V | $V_{\text {TS }}=V_{\mathrm{S}}$ |
| Supply voltage rise | $\mathrm{d} V_{\mathrm{s}} / \mathrm{d} t$ | -1 | 1 | V/us |  |
| Junction temperature | $T_{\mathrm{j}}$ | 1 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| Time-determining capacitor of the clock generator | $C_{\text {e }}$ | 1 | 100 | nF | 10) |
| Input voltage | $V_{\text {DI, ExA, Ts }}$ | -2 | 40 | V | 14) 15) 16) 17) 19) |
| Current at output SQ | $I_{\text {SQ }}$ | -1 | 6 | mA |  |

Notes: ${ }^{9)}$ W pins that remain open, must be connected to $V_{\mathrm{S}}$.
${ }^{10)}$ The $C_{\mathrm{e}}$ value depends on the desired pulse width $t_{\mathrm{p}}$ during short circuit.
It applies: $C_{\mathrm{e}}=0.25 \mathrm{mS} \times t_{\mathrm{p}}$.
${ }^{11)}$ At an input threshold $=1.5 \mathrm{~V}$
12) At an input threshold $=1.5 \mathrm{~V}$ to 7 V
${ }^{13)}$ At an input threshold $=7 \mathrm{~V}$
${ }^{14)}$ This function is also ensured for $40 \mathrm{~V} \leq V_{\mathrm{S}} \leq 45 \mathrm{~V}$ and $-40^{\circ} \mathrm{C} \leq T_{\mathrm{j}} \leq-25^{\circ} \mathrm{C}$ as long as $0 \mathrm{~V} \leq V_{\mathrm{DI}, \mathrm{ENA}, \mathrm{TS}} \leq 40 \mathrm{~V}$.
${ }^{15)}$ The outputs Q are disabled even if $-3 \mathrm{~V} \leq V_{\mathrm{D}, \mathrm{ENA}} \leq-2 \mathrm{~V}$ or $-1 \mathrm{~mA} \leq V_{\mathrm{DI}, \mathrm{ENA}} \leq 50 \mu \mathrm{~A}$ and $V_{\mathrm{S}}-5 \mathrm{~V} \leq V_{\mathrm{w}} \leq V_{\mathrm{S}}+5 \mathrm{~V}$, max. 45 V .
${ }^{16)}$ The outputs Q are enabled even if $40 \mathrm{~V} \leq V_{\mathrm{l}, \mathrm{ENA}} \leq 45 \mathrm{~V}$ and $V_{\mathrm{S}}-0.2 \mathrm{~V} \leq V_{\mathrm{W}} \leq V_{\mathrm{S}}+5 \mathrm{~V}$, max. 45 V .
${ }^{17)}$ Current limiting and disabling of outputs Q are ensured even if $40 \mathrm{~V} \leq V_{\mathrm{D}, \mathrm{ENA}} \leq 45 \mathrm{~V}$ and $V_{\mathrm{S}}-5 \mathrm{~V} \leq V_{\mathrm{w}} \leq V_{\mathrm{s}}-0.4 \mathrm{~V}$.
${ }^{18)}$ Dynamic charge reversal of a $2-\mathrm{nF}$ capacitor as in figure 1 is permissible (corresponds to short circuit to conducting output in P-channel MOSFET)
${ }^{19)}$ Proper working of the IC is also ensured if, before $V_{\mathrm{S}}$ is turned-On, an input voltage $V_{\mathrm{DI}, \mathrm{ENA}}$ is present in the permissible range (footnote 15).

Characteristics
Supply voltage $4.5 \mathrm{~V} \leq V_{\mathrm{S}} \leq 40 \mathrm{~V}$, junction temperature $-25^{\circ} \mathrm{C} \leq T_{\mathrm{j}} \leq 125^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |
| Current consumption <br> Current consumption | $\begin{aligned} & I_{\mathrm{s}, \text { OFF }} \\ & I_{\mathrm{s}, \mathrm{ON}} \end{aligned}$ |  |  | 5 $13.5$ | mA mA | $\begin{aligned} & V_{\text {ENA }}=0 \mathrm{~V}, \\ & V_{\mathrm{w}}=V_{\mathrm{S}}^{4} \\ & V_{\text {ENA }}=V_{\mathrm{DI}}=V_{\mathrm{w}}= \\ & \left.V_{\mathrm{Q}}=V_{\mathrm{S}} ; V_{\mathrm{TS}}=0 \mathrm{~V}^{3}\right) \end{aligned}$ |
| H -input voltage at DI, ENA H -input voltage at DI, ENA L-input voltage at DI, ENA L-input voltage at DI, ENA | $\begin{aligned} & V_{\mathrm{IH}} \\ & V_{\mathrm{IH}} \\ & V_{\mathrm{IL}} \\ & V_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & 2 \\ & 6.8 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \\ & V_{\mathrm{TS}}=0 \mathrm{~V} \\ & V_{\mathrm{TS}}=V_{\mathrm{S}} \end{aligned}$ |
| Input hysteresis | $V_{\text {HI }}$ | 30 | 100 | 300 | mV | $0 \mathrm{~V} \leq V_{\text {TS }} \leq V_{\text {S }}$ |
| Input current DI, ENA ${ }^{1}$, 7) | $I_{\text {DI, ENA }}$ | 50 |  | 200 | $\mu \mathrm{A}$ | $1.5 \mathrm{~V} \leq V_{\mathrm{DI}, \text { ENA }} \leq 30 \mathrm{~V}$ |
| Input current DI, ENA | $I_{\text {DIO, Enao }}$ |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \mathrm{~V} \leq V_{\mathrm{DI}, \mathrm{ENA}} \\ & \leq 30 \mathrm{~V}, V_{\mathrm{S}}=0 \mathrm{~V} \end{aligned}$ |
| L-output voltage at SQ | $V_{\text {SQL }}$ |  |  | 0.5 | V | $\begin{aligned} & I_{\mathrm{sQ}}=5 \mathrm{~mA}, \\ & V_{\mathrm{w}}=V_{\mathrm{s}}-2 \mathrm{~V} \end{aligned}$ |
| Leakage current output SQ | $I_{\text {SQ H }}$ |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {w }}=V_{\text {S }}$ |
| Output current Q | $I_{00}$ | 0.6 |  | 1.6 | mA | $V_{\mathrm{s}}-2 \mathrm{~V} \leq \leq V_{\mathrm{Q}} \leq V_{\mathrm{s}}$ |
| Current from TS Current in W | $\begin{aligned} & -I_{\mathrm{TS}} \\ & I_{\mathrm{W}} \end{aligned}$ | 2 | 5 | $\begin{aligned} & 10 \\ & 100 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{TS}}=0.7 \mathrm{~V} \\ & V_{\mathrm{S}}-2 \mathrm{~V} \leq V_{\mathrm{w}} \leq V_{\mathrm{S}} \end{aligned}$ |
| Switching threshold at $W^{2}$ ) | $V_{\text {w }}$ | $\begin{aligned} & V_{\mathrm{s}}- \\ & 0.25 \end{aligned}$ | $\begin{aligned} & V_{\mathrm{s}}- \\ & 0.3 \end{aligned}$ | $\begin{aligned} & V_{\mathrm{s}}- \\ & 0.35 \end{aligned}$ | V |  |

Notes see page 11.

Characteristics (cont'd)
Supply voltage $4.5 \mathrm{~V} \leq V_{\mathrm{S}} \leq 40 \mathrm{~V}$, junction temperature $-25^{\circ} \mathrm{C} \leq T_{\mathrm{j}} \leq 125^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |
| Current in W Current from CE Current in CE | $\begin{aligned} & I_{\mathrm{w}} \\ & -I_{\mathrm{Ce}} \\ & I_{\mathrm{Ce}} \end{aligned}$ | $\begin{aligned} & 12 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 20 \\ & 1 \end{aligned}$ | $\begin{aligned} & 100 \\ & 34 \\ & 1.7 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA | $\begin{aligned} & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=20^{\circ} \mathrm{C} \end{aligned}$ |
| Charge current from CE Discharge current from CE | $\begin{aligned} & -I_{\mathrm{Ce}} \\ & I_{\mathrm{Ce}} \end{aligned}$ |  | 5 <br> 235 |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |  |
| Upper switching threshold at CE Lower switching threshold at CE | $\begin{aligned} & V_{\mathrm{Cu}} \\ & V_{\mathrm{CL}} \end{aligned}$ |  |  | $\begin{array}{r} 2.4 \\ 1.4 \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |  |
| $V_{Q}$ at overcurrent | $V_{\text {QR }}{ }^{6)}$ | $\begin{aligned} & V_{\mathrm{s}}- \\ & 0.4 \mathrm{~V} \end{aligned}$ |  |  | V | $\begin{aligned} & V_{\mathrm{w}}=V_{\mathrm{s}}-2 \mathrm{~V}, \\ & I_{\mathrm{Q}}=-20 \mu \mathrm{~A} \end{aligned}$ |
| $V_{\mathrm{Q}}$ at output disable | $V_{\text {QL }}{ }^{6)}$ | $\begin{aligned} & V_{\mathrm{s}}- \\ & 0.4 \mathrm{~V} \end{aligned}$ |  |  | V | $\begin{aligned} & V_{\mathrm{ENA}}=0 \mathrm{~V}, \\ & I_{\mathrm{Q}}=-20 \mu \mathrm{~A}, \\ & 0 \vee \leq V_{\mathrm{S}} \leq 40 \mathrm{~V} \end{aligned}$ |
| Signal run time LH | $t_{\text {PLH }}$ |  |  | 50 | $\mu \mathrm{s}$ |  |
| Signal run time HL | $t_{\text {PHL }}$ |  |  | 50 | $\mu \mathrm{s}$ |  |
| Pulse width | $t_{\mathrm{P}}$ | 33 | 45 | 65 | $\mu \mathrm{s}$ | $C_{\text {e }}=10 \mathrm{nF}$ |
| Duty cycle | $t_{\mathrm{p}} / t_{0}$ | 1:55 | 1:47 | 1:40 |  | $C_{\text {e }}=10 \mathrm{nF}$ |
| Delay time of the short-circuit signaling | $t_{\text {PWM }}{ }^{5)}$ |  |  | 10 | $\mu \mathrm{s}$ | $V_{\mathrm{C}}=0 \mathrm{~V}$ |
| Duration of the negative spikes at input W, which do not result in switching off | $t_{\mathrm{Vz}}$ | 1 |  |  | $\mu \mathrm{S}$ |  |

Notes see page 11.

Characteristics (cont'd)
Supply voltage $4.5 \mathrm{~V} \leq V_{\mathrm{S}} \leq 40 \mathrm{~V}$, junction temperature $-25^{\circ} \mathrm{C} \leq T_{\mathrm{j}} \leq 125^{\circ} \mathrm{C}$

| Parameter | Symbol | Limit Values |  |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min. | typ. | max. |  |  |
| Difference between $V_{\text {TS }}$ and input switching threshold ENA, DI during transition from L to H Idling voltage at output Q | $\begin{aligned} & V_{\mathrm{DH}}- \\ & V_{\mathrm{TS}} \end{aligned}$ $V_{\mathrm{OH}}$ | $\begin{aligned} & -0.2 \\ & \\ & V_{\mathrm{s}}- \\ & 13 \end{aligned}$ | $\begin{aligned} & V_{S}- \\ & 11.5 \end{aligned}$ | $0.2$ $\begin{aligned} & V_{\mathrm{s}}- \\ & 10 \end{aligned}$ | $\mathrm{V}$ <br> v | $V_{\mathrm{TS}}=2 \ldots 4.8 \mathrm{~V}$ $V_{\mathrm{s}} \geq 18 \mathrm{~V}$ |
| $V_{\mathrm{S}}$ turn-Off threshold | $V_{\text {TSV }}$ | 2.5 |  | 4.5 | V | $\begin{aligned} & V_{\mathrm{Q}}>V_{\mathrm{QL}} ; \\ & I_{\mathrm{Q}}=-20 \mu \mathrm{~A} \end{aligned}$ |
| Resistance across Q and $V_{\mathrm{s}}$ | $R_{\text {Q }}$ | 8 | 13 | 19 | $\mathrm{k} \Omega$ | $\begin{aligned} & V_{\mathrm{ENA}}=0 \mathrm{~V} ; \\ & I_{\mathrm{Q}}=-100 \mu \mathrm{~A} \\ & R_{\mathrm{Q}}=\left(V_{\mathrm{S}}-V_{\mathrm{Q}}\right) / \\ & 0.1 \mathrm{~mA} \end{aligned}$ |
| Z-diode internal resistance | $R_{\text {z }}$ |  | 20 | 50 | $\Omega$ | $\begin{aligned} & V_{\mathrm{ENA}}=0 \mathrm{~V} ; \\ & I_{\mathrm{Q} 1}=-3 \mathrm{~mA} \\ & I_{\mathrm{Q} 2}=-8 \mathrm{~mA}, \\ & R_{\mathrm{Q}}=\Delta V_{\alpha} / 5 \mathrm{~mA} \end{aligned}$ |

## Footnotes for the Characteristics

${ }^{1)}$ The given limit values apply to inputs $\mathrm{DI}, \mathrm{ENA}$, if they are not measured, from 0 to 40 V .
${ }^{2}$ ) The layout provides an adaption of $V_{\text {wytp. }}$. from $V_{\mathrm{s}}-0.3 \mathrm{~V}$ to $V_{\mathrm{s}}-0.4 \mathrm{~V}$ or $V_{\mathrm{s}}-0.48 \mathrm{~V}$ by simply changing of the ALU mask.
${ }^{3}$ All inputs D11 to D14 and W1 to W4 as well as Q1 to Q4
$I_{\text {son }}$ means the sum of all currents flowing from the voltage source $V_{s}$ into the IC, i.e.
$I_{\text {son }}=I_{\mathrm{S}}+\sum I_{\mathrm{DI}}+\sum I_{\mathrm{ENA}}+\Sigma I_{\mathrm{W}}+\Sigma I_{\mathrm{Q}}$.
4) All other pins are open.
${ }^{5}$ The delay time of loop $\mathrm{W} \rightarrow$ I regulator $\rightarrow$ RS-FF AND $\rightarrow$ current source $\rightarrow$ Q is un accessable for measurement without external wiring due to fast reaction of the current regulator. For this reason, in case of overload, the above mentioned switch-OFF delay time is replaced by the delay time for input $\mathrm{W} \rightarrow$ output SQ.
Measurement: jump function at W from $V_{\mathrm{w}}=V_{\mathrm{s}}$ to $V_{\mathrm{w}}=V_{\mathrm{s}}-1 \mathrm{~V}$
$\left.{ }^{6}\right) \mathrm{Q}=$ leakage current $I_{\text {сво }}$ of the external PNP-driver transistor
7) For $V_{\mathrm{ID}, \text { Ts }}<1.5 \mathrm{~V}, I_{\mathrm{DI}, \text { ENA }}$ remains below its minimum value; it is however ensured that in case of open inputs the corresponding outputs will be safely disabled.


Figure 1


Figure 2
Application Circuit


Figure 3


[^0]:    1) The actual output current is typically 0.5 mA higher, a value which is required as current for the short-circuit protection. However, only the value specified above is available to drive the external output transistors.
    ${ }^{2}$ ) See block diagram
