SONY

ICX039BLB

1/2-inch CCD Image Sensor for CCIR B/W Camera

Description


The ICX039BLB is an interline transfer CCD solidstate image sensor suitable for CCIR 1/2-inch B/W video cameras. High resolution, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.


This chip features a field period readout system, an electronic shutter with variable charge-storage time. Also, this outline is miniaturized by using original package.

Features

- High resolution, high sensitivity (+6dB compare with ICX039ALA) and low dark current
- Continuous variable-speed shutter 1/50s (Typ.), 1/120s to 1/10000s
- Low smear
- High antiblooming

Horizontal register: 5V drive
Horizontal register final stage: 5V drive
Reset gate: 5V drive





Optical black position (Top View)

Device Structure

• Optical size: 1/2-inch format

Number of effective pixels: 752 (H) × 582 (V) approx. 440K pixels
 Total number of pixels: 795 (H) × 596 (V) approx. 470K pixels

• Interline transfer CCD image sensor

Chip size: 7.95mm (H) × 6.45mm (V)
 Unit cell size: 8.6µm (H) × 8.3µm (V)

• Optical black: Horizontal (H) direction: Front 3 pixels, Rear 40 pixels

Vertical (V) direction: Front 12 pixels, Rear 2 pixels


Number of dummy bits: Horizontal 22


Vertical 1 (even field only)

Substrate material: Silicon

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration





Note) : Photo sensor

Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vф4	Vertical register transfer clock	9	Vgg	Output amplifier gate bias
2	Vфз	Vertical register transfer clock	10	Vss	Output amplifier source
3	Vф2	Vertical register transfer clock	11	GND	GND
4	SUB	Substrate (Overflow drain)	12	RD	Reset drain bias
5	Vф1	Vertical register transfer clock	13	RG	Reset gate clock
6	VL	Protective transistor bias	14	LH _{ф1}	Horizontal register final stage transfer clock
7	VDD	Output amplifier drain supply	15	Нф1	Horizontal register transfer clock
8	Vouт	Signal output	16	Нф2	Horizontal register transfer clock

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate voltage SU	B – GND	-0.3 to +55	V	
Supply voltage	Vdd, Vrd, Vout, Vss – GND	-0.3 to +18	V	
Supply voltage	Vdd, Vrd, Vout, Vss – SUB	-55 to +10	V	
Clock input voltage	Vφ1, Vφ2, Vφ3, Vφ4 – GND	-15 to +20	V	
Clock input voltage	$V\phi_1, V\phi_2, V\phi_3, V\phi_4 - SUB$	to +10	V	
Voltage difference be	tween vertical clock input pins	to +15	V	*1
Voltage difference be	tween horizontal clock input pins	to +17	V	
Hφ1, Hφ2 – Vφ4		-17 to +17	V	
LHφ1, RG, Vgg – GNI	D	-10 to +15	V	
LHφ1, RG, Vgg – SUE	3	-55 to +10	V	
VL – SUB		-65 to +0.3	V	
Beside GND, SUB -	VL	-0.3 to +30	V	
Storage temperature		-30 to +80	°C	
Operating temperatur	re	-10 to +60	°C	

^{*1 +27}V (Max.) when clock width < 10μ s, duty factor < 0.1%.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain voltage	VDD	14.55	15.0	15.45	V	
Reset drain voltage	VRD	14.55	15.0	15.45	V	VRD = VDD
Output amplifier gate voltage	Vgg	1.75	2.0	2.25	V	
Output amplifier source	Vss	Ground	through 390s	2 resistor		±5%
Substrate voltage adjustment range	VsuB	9.0		18.5	V	*2
Fluctuation range after substrate voltage adjustment	ΔVsuв	-3		+3	%	
Reset gate clock voltage adjustment range	Vrgl	1.0		4.0	V	*2, *6
Fluctuation range after reset gate clock voltage adjustment	ΔV RGL	-3		+3	%	
Protective transistor bias	VL		*3			

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain current	IDD		5		mA	
Input current	lin1			1	μΑ	*4
Input current	I _{IN2}			10	μA	*5

^{*2} Substrate voltage (Vsub) · reset gate clock voltage (Vrgl) setting value display. Setting values of substrate voltage and reset gate clock voltage are displayed at the back of the device through a code address. Adjust substrate voltage (Vsub) and reset gate clock voltage (VRGL) to the displayed voltage. Fluctuation range after adjustment is ±3%.

Vsub code address - 1 digit display

VRGL code address - 1 digit display



VRGL address code Vsub address code

Code addresses and actual numerical values correspond to each other as follows.

VRGL address code	1	2	3	4	5	6	7
Numerical value	1.0	1.5	2.0	2.5	3.0	3.5	4.0

Vsua address code	Е	f	G	h	J	K	L	m	N	Р	Q	R	S	Т	U	V	W	Х	Υ	Z
Numerical value	9.0	9.5	10.0	10.5	11.0	11.5	12.0	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5

<Example> "5L" \rightarrow VRGL = 3.0V Vsub = 12.0V

- (2) Current to each pins when 20V is applied sequentially to Vφ1, Vφ2, Vφ3, Vφ4, Hφ1 and Hφ2 pins, while pins that are not tested are grounded. However, 20V is applied to SUB pin.
- (3) Current to each pins when 15V is applied sequentially to RG, LHφ1 and Vgg pins, while pins that are not tested are grounded. However, 15V is applied to SUB pin.
- (4) Current to VL pin when it is grounded, while 30V is applied to all pins except pins that are not tested. However, GND and SUB pins are kept open.

^{*3} VL setting is the VvL voltage of the vertical transfer clock waveform.

^{*4 (1)} Current to each pins when 18V is applied to VDD, VOUT, Vss and SUB pins, while pins that are not tested are grounded.

^{*5} Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

Clock Voltage Conditions


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	Vvт	14.55	15.0	15.45	V	1	
	VvH1, VvH2	-0.05	0	0.05	V	2	VvH = (VvH1 + VvH2)/2
	VvH3, VvH4	-0.2	0	0.05	V	2	
	Vvl1, Vvl2, Vvl3, Vvl4	-9.6	-9.0	-8.5	V	2	VVL = (VVL3 + VVL4)/2
	Vφv	8.3	9.0	9.65	V	2	$V\phi V = VVHN - VVLN (n = 1 to 4)$
Vertical transfer clock	Vvh1 — Vvh2			0.1	V	2	
voltage	Vvнз — Vvн	-0.25		0.1	V	2	
	VvH4 — VvH	-0.25		0.1	V	2	
	Vvhh			0.5	V	2	High level coupling
	VvhL			0.5	V	2	High level coupling
	Vvlh			0.5	V	2	Low level coupling
	VVLL			0.5	V	2	Low level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	V	3	
clock voltage	VHL	-0.05	0	0.05	V	3	
Horizontal final stage	VфLH	4.75	5.0	5.25	V	4	
transfer clock voltage	VLHL	-0.05	0	0.05	V	4	
Reset gate clock	Vþrg	4.5	5.0	5.5	V	5	*6
voltage	Vrglh – Vrgll			0.8	V	5	Low level coupling
Substrate clock voltage	Vфѕив	23.0	24.0	25.0	V	6	


^{*6} No adjustment of reset gate clock voltage is necessary when reset gate clock is driven as indicated below. In this case, reset gate clock voltage set point displayed on back of image sensor has no meaning.

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Reset gate clock	VRGL	-0.2	0	0.2	V	5	
voltage	Vφrg	8.5	9.0	9.5	V	5	

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer clock	Сфу1, Сфуз		1800		pF	
and GND	Сфv2, Сфv4		2200		pF	
Capacitance between vertical transfer clocks	СфV12, СфV34		450		pF	
Capacitance between vertical transier clocks	Сф∨23, Сф∨41		270		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		62		pF	
Capacitance between horizontal transfer clocks	Сфнн		47		pF	
Capacitance between horizontal final stage transfer clock and GND	Сфін		8		pF	
Capacitance between reset gate clock and GND	Сфяс		8		pF	
Capacitance between substrate clock and GND	Сфѕив		400		pF	
Vertical transfer clock serial resistor	R1, R2, R3, R4		68		Ω	
Vertical transfer clock ground resistor	RGND		15		Ω	






Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions


(1) Readout clock waveform




(2) Vertical transfer clock waveform




(3) Horizontal transfer clock waveform



(4) Horizontal final stage transfer clock waveform



(5) Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform in the period from Point A in the diagram above to RG rise.


VRGL is the mean value for VRGLH and VRGLL.

 $V_{RGL} = (V_{RGLH} + V_{RGLL})/2$

VRGH is the minimum value for twh period.

 $V\phi RG = VRGH - VRGL$

(6) Substrate clock waveform



Clock Switching Characteristics

	_		twh			twl			tr			tf			
Item	Symbol	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Unit	Remarks
Readout clock	VT	2.3	2.5						0.5			0.5		μs	During readout
Vertical transfer clock	Vφ1, Vφ2, Vφ3, Vφ4										0.015		0.25	μs	*7
Horizontal transfer clock	Нф		20			20			15	19	*8	15	19	ns	During imaging
Horizontal final stage clock	LΗφ		20			20			15	19	*8	15	19	ns	During imaging
Horizontal transfer/horizontal final stage clock	Ηφ1, LΗφ		5.38						0.01			0.01		μs	During parallel
Horizontal transfer clock	Нф2					5.38			0.01			0.01		μs	serial conversion
Reset gate clock	φRG	11	13			51			3			3		ns	
Substrate clock	фѕив	1.5	1.8							0.5			0.5	μs	During charge drain

^{*7} When vertical transfer clock driver CXD1250 is in use.

^{*8} $tf \ge tr - 2ns$

Item	Symbol		two		Unit	Domorko	
item	Symbol	Min.	Тур.	Max.	Uniii	Remarks	
Horizontal transfer clock	Нφ	16	20		ns	*9	
Horizontal transfer/ horizontal final stage clock	Ηφ2, LΗφ	16	20		ns	*10	

^{*9 &}quot;two" is the overlap period of horizontal transfer clocks H $_{\varphi 1}$ and H $_{\varphi 2}$'s twh and twl.

^{*10 &}quot;two" is the overlap period of horizontal transfer clock $H\phi_2$ and horizontal final stage transfer clock $LH\phi$'s twh and twl.

Image Sensor Characteristics

 $(Ta = 25^{\circ}C)$

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	280	360		mV	1	
Saturation signal	Vsat	540			mV	2	Ta = 60°C
Smear	Sm		0.009	0.015	%	3	
Video signal shading	SH			20	%	4	Zone 0, I
Video signal snading	311			25	%	4	Zone 0 to II'
Dark signal	Vdt			2	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			1	mV	6	Ta = 60°C
Flicker	F			2	%	7	
Lag	Lag			0.5	%	8	

Zone Definition of Video Signal Shading




Image Sensor Characteristics Measurement Method

Measurement conditions

- Through the following measurements the substrate voltage and reset gate clock voltage are set to the value displayed on the device, while the device drive conditions are at the typical value of the bias and clock voltage conditions.
- 2) Through the following measurements defects are excluded and, unless otherwise specified, the optical black level (Hence forth referred to as OB) is set as the reference, the values obtained at point [*A] in the figure of the Drive Circuit are utilized.

Definition of standard imaging conditions

1) Standard imaging condition I: (As imaging device) Use a pattern box (luminance 706cd/m², color temperature 3200K Halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as IR cut filter and image at F8. At this time, light intensity to sensor receiving surface is defined as standard sensitivity testing light intensity. Signal output average value in this condition is called VA.

2) Standard imaging condition II: Image a light source (color temperature of 3200K) which uniformity of brightness is within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as IR cut filter. The light intensity is adjusted to the value indicated in each testing item by lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs) at the center of the screen and substitute in the following formula.

$$S = Vs \times \frac{250}{50} [mV]$$

2. Saturation signal

Set to standard imaging condition II. Adjust light intensity to 10 times that of signal output average value $V_A = 200 \text{mV}$, then measure the signal output munimum value.

3. Smear

Set to standard imaging condition II. Adjust light intensity to 500 times that of signal output average value $V_A = 200 \text{mV}$. Stop readout clock. When the charge drain executed by the electronic shutter at the respective H blankings takes place, measure the maximum value VSm of signal output.

$$Sm = \frac{VSm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100 \, [\%] \, (1/10V \text{ method conversion value})$$

4. Video signal shading

Set to standard imaging condition II. Adjust light intensity to signal output average value V_A = 200mV with lens diaphragm at F5.6 to F8. Then measure the maximum (Vmax) and minimum (Vmin) values of signal output.

$$SH = (Vmax - Vmin)/200 \times 100 [\%]$$

5. Dark signal

Measure the signal output average value Vdt when the device ambient temperature is at 60°C and light is obstructed with horizontal idle transfer level as reference.

6. Dark signal shading

Following 5, measure the maximum (Vdmax) and minimum (Vdmin) values of dark signal output.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

7. Flicker


Set to standard imaging condition II. Adjust light intensity to signal output average value $V_A = 200 \text{mV}$. Then measure the signal output difference ($\Delta V f$) between even field and odd field.


$$F = (\Delta Vf/200) \times 100 [\%]$$

8. Lag

Adjust signal output value (Vs) by strobe light to 200mV. Then light a stroboscopic tube with the following timing and measure the residual image (Vlag).


Lag =
$$(Vlag/Vs) \times 100 [\%]$$







Spectral Sensitivity Characteristics


(Includes lens characteristics, excludes light source characteristics)



Sensor Readout Clock Timing Chart







Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensors.
- e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.

3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods.

For continuous using under cruel condition exceeding the normal using condition, consult our company.

- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.

Unit: mm

