

# 3.3V CMOS 18-BIT READ/WRITE BUFFER WITH 5 VOLT TOLERANT I/O

# IDT74LVCH16702A

## FEATURES:

- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
  > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- VCC = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

#### Drive Features for LVCH16702A:

- High Output Drivers: ±24mA
- Reduced system switching noise

# **APPLICATIONS:**

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


# **DESCRIPTION:**

The LVCH16702A 18-bit read/write buffer is built using advanced dual metal CMOS technology. The device is designed as an 18-bit read/write buffer with a four deep FIFO and a read-back latch. It can be used as a read/ write buffer between a CPU and a memory or to interface a high-speed bus and a slow peripheral. The A-to-B (write) path has a four deep FIFO for pipelined operations. The FIFO can be reset and a FIFO full condition is indicated by the full flag ( $\overline{FF}$ ). The B-to-A (read) path has a latch.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH16702A has been designed with a  $\pm$ 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


The LVCH16702A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.



## EXTENDED COMMERCIAL TEMPERATURE RANGE

### OCTOBER 1998

## **PIN CONFIGURATION**



TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
Tstg	Storage Temperature	– 65 to +150	°C
Ιουτ	DC Output Current	– 50 to +50	mA
Ік	Continuous Clamp Current,	- 50	mA
Іок	$V_{I} < 0 \text{ or } V_{O} < 0$		
Icc	Continuous Current through	±100	mA
lss	each Vcc or GND		
			LVC Link

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Сі/о	I/O Port Capacitance	VIN = 0V	6.5	8	pF

#### NOTE:

1. As applicable to the device type.

## **PIN DESCRIPTION**

Pin Names	I/O	Description
A1-18	I/O	18 bit I/O port.
B1-18	I/O	18 bit I/O port.
CLK	I	Clock Input.
WCE	I	Enable pin for FIFO input clock. When WCE is low data clocks into the FIFO on the rising edge of CLK.
RCE	I	Enable pin for FIFO output clock. When RCE is low data clocks out of the FIFO on the rising edge of CLK.
FF	0	Write path FIFO full flag. Goes low when FIFO is full. When FIFO is full all further writes to the FIFO are inhibited. When FIFO is empty all reads from the FIFO are inhibited.
RESET	Ι	Synchronous FIFO reset - when low CLK resets the FIFO. The FIFO pointers are initialized to the "empty" condition and FIFO output is forced high (all ones). The FIFO full flag (FF) will be high immediately after reset.
OEAB	I	Output Enable pin for B port.
OEBA	I	Output Enable pin for A port.
CE	I	Clock Enable pin for B to A register.

#### NOTE:

1. These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTIONAL TABLE (1)

	INPUTS			OUT	Notes	
OEBA	OEAB	CE	CLK	А	В	
L	Н	L	$\uparrow$	B to A	B Bus Activity	
L	Н	Н	$\uparrow$	0 <sub>0</sub> (A)	B Bus Activity	
Н	Н	L	$\uparrow$	Q <sub>0</sub> (A)Bus Hold		
Н	L	Х	$\uparrow$		A to B signal is delayed by 4 clocks	See timing diagram
L	L	L	$\uparrow$		Q <sub>0</sub> (A) - 5 clocks	Case not recommended
L	L	Н	$\uparrow$	О <sub>0</sub> (В)	Q <sub>0</sub> (A) - 5 clocks	Case not recommended
Н	Н	Н	$\uparrow$	Q <sub>0</sub> (A)Bus Hold	Q <sub>0</sub> (B) Bus hold	

#### NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $\uparrow$  = Low-to-High Transition

Q<sub>0</sub> = Level of Q before the indicated steady-state input conditions were established.


# **FUNCTIONAL DESCRIPTION**

This device is useful as a read/write buffer for modular high end designs. It provides multi-level buffering in the write path and single deep buffering in the read path, and is suited to write back cache implementation. The read path provides a register for full synchronous operation.

The four deep FIFO uses one clock with two clock enable pins, WCE and RCE to clock data in and out. The FIFO has an external full flag which goes LOW when the FIFO is full. Internal read and write pointers keep track of the words stored in the FIFO. A write attempt to a full FIFO is ignored. An attempt to read from an empty FIFO will have no effect and the last read data

remains at the output of the FIFO. The FIFO may be reset by the synchronous **RESET** input. This resets the read and write pointers to the original "empty" condition and also sets all Boutputs = 1. Simultaneous read and write attempts (clock data into FIFO as well as clock data out of FIFO) are possible except on FIFO empty and full boundaries. When the FIFO is empty, and a simultaneous read and write is attempted, the read is ignored while the write is executed. If the same is attempted when the FIFO is full, the write is ignored while the read is executed. Normal operation of the four deep FIFO in the write path is independent of the read path operation.

## **TIMING DIAGRAM**



# **DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = -40°C to +85°C

Symbol	Parameter		Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	—	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		-	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	VCC = 3.6V	VI = 0 to 5.5V	-	—	±5	μA
Iozh Iozl	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μA
IOFF	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo	≤ 5.5V	_	_	±50	μA
νικ	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 1	8mA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
Iccl Iccн	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or Vcc	_	—	10	μA
Iccz			$3.6 \le VIN \le 5.5V^{(2)}$	_	_	10	
ΔΙCC	Quiescent Power Supply Current Variation		One input at Vcc - 0.6V other inputs at Vcc or GND		-	500	μA LVC Link

#### NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

# **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>		Test Conditions		Typ. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	$V_{CC} = 3.0V$	VI = 2.0V	- 75	-	-	μA
Ibhl			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	—	_	μA
IBHL			VI = 0.7V	_	—	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	—	± 500	μA
Ibhlo							LVC Link

#### NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Іон = – 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Іон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	Іон = – 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IOL = 6mA	—	0.4	
			Iol = 12mA	—	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		Vcc = 3.0V	IOL = 24mA	_	0.55	

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to +85°C.

# OPERATING CHARACTERISTICS, V<sub>CC</sub> = 3.3V $\pm$ 0.3V, T<sub>A</sub> = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation WCE Mode $\overline{OEAB} = 0$			pF
Cpd	Power Dissipation in RCE mode $\overline{OEBA} = 0$	CL = 0pF, f = 10Mhz		pF
Cpd	Registered channel (B to A) Power Dissipation $\overline{OEBA} = 0$ ; $\overline{CE} = 0$			pF
Cpd	Registered channel Power Dissipation OEBA = 0: CE = 1			pF

# SWITCHING CHARACTERISTICS (1)

			Vcc =	= 2.7V	Vcc = 3.3V±0.3V		
	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
PROPA	GATION DELAYS						
1	CLK to A 1-18	Read path/register	_	7.5	_	6.5	ns
2	CLK to FF	Write path	_	8.2	_	7.2	ns
3	CLK to B 1-18	Write path	_	7.5	_	6.5	ns
4	Output Skew <sup>(2)</sup>	Write path	_	_	-	1	ns
SETUP	& HOLD TIMES						
5	A1-18, B1-18 to CLK (LOW to HIGH) Setup	Write path	2.1	_	1.8	_	ns
6	A1-18, B1-18 to CLK (LOW to HIGH) Hold	Write path	1.3	_	1	_	ns
7	CE (LOW) to CLK Setup	Read path/register	2.4	_	2.1	_	ns
8	CE (LOW) to CLK Hold	Read path/register	1.3	_	1	_	ns
9	WCE, RCE (LOW) to CLK Setup	Write path	3.8	—	3	_	ns
10	WCE, RCE (LOW) to CLK Hold	Write path	1	—	0.7	_	ns
11	RESET (LOW) to CLK Setup	Write path	2.1	—	1.8	—	ns
12	RESET (LOW) to CLK Hold	Write path	1.3	—	1	_	ns
ENABLE	E & DISABLE TIMES						
13	OEBA LOW to A 1-18 Enable	Write path	—	7	-	6	ns
14	OEBA HIGH to A 1-18 Disable	Write path	—	7	-	6	ns
15	OEAB LOW to B 1-18 Enable	Read path	—	7	-	6	ns
16	OEAB HIGH to B 1-18 Disable	Read path	_	7	-	6	ns
MINIMU	M PULSE WIDTHS						
17	CLK HIGH or LOW Pulse Width	Write path/READ	6	_	5	_	ns
18	Clock cycle frequency		_	_	_	75	MHz
19	Clock cycle time		_	_	13	_	ns

NOTES:

1. See test circuits and waveforms. TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C.


2. Skew between any two outputs of the same package and switching in the same direction.

# TEST CIRCUITS AND WAVEFORMS

## **TEST CONDITIONS**

Symbol	Vcc <sup>(1)</sup> = 3.3V ±0.3V	$Vcc^{(1)} = 2.7V$	Vcc <sup>(2)</sup> = 2.5V ±0.2V	Unit
VLOAD	6	6	2 x Vcc	۷
Vih	2.7	2.7	Vcc	۷
Vτ	1.5	1.5	Vcc/2	۷
Vlz	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
				LVC Link

# **TEST CIRCUITS FOR ALL OUTPUTS**



#### LVC Link

#### **DEFINITIONS:**

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


#### NOTE:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

# **SWITCH POSITION**

Test	Switch
Open Drain	VLOAD
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	LVC Link


### OUTPUT SKEW - tsk (x)




#### NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

# | PROPAGATION DELAY




# **ENABLE AND DISABLE TIMES**




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

# SET-UP, HOLD, AND RELEASE TIMES




## **PULSE WIDTH**



LVC Link

## **ORDERING INFORMATION**





*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.