ISL43112, ISL43113



October 2002

Data Sheet

Features

- Available in SOT-23 Packaging

- Fast Switching Action
 ton
 ton
- Break-Before-Make Operation at $V_S = \pm 5V$
- Minimum 2000V ESD Protection per Method 3015.7
- CMOS Logic Compatible

Applications

- Battery Powered, Handheld, and Portable Equipment
 - Cellular/Mobile Phones, Pagers
 - Laptops, Notebooks, Palmtops, PDA's
- Communications Systems
- Radios
- PBX, PABX
- Test Equipment
 - Logic and Spectrum Analyzers
 - Portable Meters, DVM, DMM
- Medical Equipment
 - Ultrasound, MRI, CAT SCAN
 - Electrocardiograph, Blood Analyzer
- Audio and Video Switching
- General Purpose Circuits
 - Low Voltage DACs and ADCs
 - Sample and Hold Circuits
 - Digital Filters
 - Operational Amplifier Gain Switching Networks
 - High Frequency Analog Switching
 - High Speed Multiplexing
 - Integrator Reset Circuits

Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Performance Analog Switches The Intersil ISL43112 and ISL43113 are precision, high

Low-Voltage, Dual Supply, SPST, High

performance analog switches designed to operate from $\pm 1.5V$ to $\pm 6V$ supplies. These devices are fully specified for 10% tolerance $\pm 5V$ and $\pm 3.3V$ supplies, and feature supply and leakage currents much lower than those of other single SPST switches. Turn-on and turn-off times are also improved.

Targeted applications include battery powered equipment that benefit from the devices' low power consumption (250μ W), subnanoamp leakage currents, and fast switching speeds (tON = 40ns, tOFF = 25ns). The small SOT-23 packages, and timing that delivers break-before-make operation, make this family ideal for custom multiplexer applications. Additionally, excellent RON flatness maintains signal fidelity over the whole input range, while micro packaging alleviates board space limitations. All these benefits combine to make Intersil's newest line of low-voltage switches ideal solutions for "Next Generation" designs.

The ISL4311X are single-pole/single-throw (SPST) switches, with the ISL43112 being normally open (NO), and the ISL43113 being normally closed (NC).

Table 1 summarizes the performance of this family. For single supply versions, see the ISL43110/11 datasheet..

TABLE 1. FEATURES AT A GLANCE						
	ISL43112	ISL43113				
Number of Switches	1	1				
Configuration	NO	NC				
±4.5V R _{ON}	15Ω	15Ω				
±4.5V t _{ON} / t _{OFF}	42ns / 25ns	42ns / 25ns				
±3V R _{ON}	20Ω	20Ω				
±3V t _{ON} / t _{OFF}	58ns / 37ns 58ns / 37ns					
Packages	8 Ld SOIC, 5 Ld SOT-23					

Ordering Information


-			
PART NUMBER	TEMP. RANGE (⁰ C)	PACKAGE	PKG. NO.
ISL43112IB	-40 to 85	8 Ld SOIC	M8.15
ISL43112IB-T	-40 to 85	Tape and Reel	M8.15
ISL43112IH-T (112I)	-40 to 85	5 Ld SOT-23, Tape and Reel	P5.064
ISL43113IB	-40 to 85	8 Ld SOIC	M8.15
ISL43113IB-T	-40 to 85	Tape and Reel	M8.15
ISL43113IH-T (113I)	-40 to 85	5 Ld SOT-23, Tape and Reel	P5.064

All other trademarks mentioned are the property of their respective owners.


1

Pinouts (Note 1)

ISL43112 (SOIC) TOP VIEW



ISL43113 (SOIC) TOP VIEW



NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table


LOGIC	ISL43112	ISL43113
0	OFF	ON
1	ON	OFF

NOTE: Logic "0" \leq 1.5V; Logic "1" \geq 3.5V at V_S = $\pm 5V$


Pin Descriptions

PIN	FUNCTION					
V+	System Positive Power Supply Input (+1.5V to +6V)					
V-	System Negative Power Supply Input (-1.5V to -6V)					
IN	CMOS Compatible Digital Control Input					
COM	Analog Switch Common Pin					
NO	Analog Switch Normally Open Pin					
NC	Analog Switch Normally Closed Pin					
N.C.	No Internal Connection					

ISL43112 (SOT-23) TOP VIEW



ISL43113 (SOT-23) TOP VIEW



Absolute Maximum Ratings

V+ to V
Input Voltages
IN (Note 2) ((V-) - 0.3V) to ((V+) + 0.3V)
NO, NC (Note 2) ((V-) - 0.3V) to ((V+) + 0.3V)
Output Voltages
COM (Note 2)
Continuous Current (Any Terminal)
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max)
ESD Rating (Per MIL-STD-883 Method 3015) >2kV

Operating Conditions

Temperature Range	
ISL4311XIX	-40 ^o C to 85 ^o C

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (^o C/W)
5 Ld SOT-23 Package	225
8 Ld SOIC Package	170
Maximum Junction Temperature (Plastic Package)	
Moisture Sensitivity (See Technical Brief TB363)	
All Packages	Level 1
Maximum Storage Temperature Range	65 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s) (Lead Tips Only)	300 ⁰ C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. Signals on NO, NC, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - ±**5V Supply** Test Conditions: V_{SUPPLY} = ±4.5V to ±5.5V, V_{INH} = 3.5V, V_{INL} = 1.5V (Note 4), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (^o C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS		1			
Analog Signal Range, V _{ANALOG}		Full	V-	-	V+	V
ON Resistance, R _{ON}	$V_{S} = \pm 4.5V, I_{COM} = 1.0mA, V_{COM} = 3V,$	25	-	15	20	Ω
	See Figure 4	Full	-	-	25	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V_{S} = \pm 4.5V, I_{COM} = 1.0mA, V_{COM} = -3V, 0V, 3V$	25	-	5	6	Ω
		Full	-	-	8	Ω
NO or NC OFF Leakage Current,	$V_{S} = \pm 5.5V$, $V_{COM} = \pm 4.5V$, V_{NO} or $V_{NC} = +4.5V$, Note	25	-1	0.01	1	nA
INO(OFF) or INC(OFF)	6	Full	-5	-	5	nA
COM OFF Leakage Current,	$V_{S} = \pm 5.5 V$, $V_{COM} = \pm 4.5 V$, V_{NO} or $V_{NC} = +4.5 V$, Note	25	-1	0.01	1	nA
ICOM(OFF)	6	Full	-5	-	5	nA
COM ON Leakage Current,	$V_{S} = \pm 5.5V$, $V_{COM} = V_{NO}$ or $V_{NC} = \pm 4.5V$, Note 6	25	-2	0.01	2	nA
ICOM(ON)		Full	-20	-	20	nA
DIGITAL INPUT CHARACTERISTIC	ĊS		11			1
Input Voltage High, V _{INH}		Full	(V+) - 1.5	-	V+	V
Input Voltage Low, V _{INL}		Full	V-	-	(V+) - 3.5	V
Input Current, I _{INH} , I _{INL}	$V_{S} = \pm 5.5 V, V_{IN} = 0 V \text{ or } V+$	Full	-0.5	-	0.5	μΑ
DYNAMIC CHARACTERISTICS	-		1 1		1	
Turn-ON Time, t _{ON}	V_{NO} or V_{NC} = 3V, R_L = 300 Ω , C_L = 35pF,	25	-	42	70	ns
	$V_{IN} = 0$ to V+, See Figure 1	Full	-	46	85	ns
Turn-OFF Time, t _{OFF}	V_{NO} or V_{NC} = 3V, R_L = 300 Ω , C_L = 35pF,	25	-	25	45	ns
	$V_{IN} = 0$ to V+, See Figure 1	Full	-	27	50	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ Ω, See Figure 2	25	-	7	20	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 15pF$, f = 100kHz, See Figure 3	25	-	>90	-	dB
Power Supply Rejection Ratio	$R_{L} = 50\Omega, C_{L} = 5pF, f = 1MHz$	25	-	58	-	dB
NO or NC OFF Capacitance, COFF	f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 5	25	-	13	-	pF
COM OFF Capacitance, ^C COM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 5	25	-	13	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 5	25	-	30	-	pF

Electrical Specifications - ±5V Supply

Test Conditions: V_{SUPPLY} = \pm 4.5V to \pm 5.5V, V_{INH} = 3.5V, V_{INL} = 1.5V (Note 4), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (^o C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
POWER SUPPLY CHARACTERIS	TICS					
Power Supply Range		Full	±1.5	-	±6	V
Positive Supply Current, I+	$V_{S} = \pm 5.5 V$, $V_{IN} = 0 V$ or V+, Switch On or Off	25	-	15	25	μA
		Full	-	22	50	μA
Negative Supply Current, I-	$V_{S} = \pm 5.5 V$, $V_{IN} = 0 V$ or V+, Switch On or Off	25	-25	-15	-	μA
		Full	-50	-22	-	μΑ

NOTES:

4. V_{IN} = Input voltage to perform proper function.


5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

6. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.

Electrical Specifications - ±3.3V Supply Test Conditions: $V_{SUPPLY} = \pm 3.0V$ to $\pm 3.6V$, $V_{INH} = V+$, $V_{INL} = 0V$ (Note 4), Unless Otherwise Specified


PARAMETER	ER TEST CONDITIONS		(NOTE 5) MIN	ТҮР	(NOTE5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS	1	4		1	<u>.</u>
Analog Signal Range, V _{ANALOG}		Full	V-	-	V+	V
ON Resistance, R _{ON}	$V_{S} = \pm 3V$, $I_{COM} = 1.0$ mA, $V_{COM} = 2V$	25	-	20	30	Ω
		Full	-	25	40	Ω
R _{ON} Flatness, R _{FLAT(ON)}	V _S = ±3V, I _{COM} = 1.0mA, V _{COM} = -1.5V, 0V, 1.5V	25	-	4	8	Ω
		Full	-	5	10	Ω
NO or NC OFF Leakage Current,	$V_{S} = \pm 3.3V$, $V_{COM} = \pm 2V$, V_{NO} or $V_{NC} = \pm 2V$, Note 6	25	-1	-	1	nA
INO(OFF) or INC(OFF)		Full	-5	-	5	nA
COM OFF Leakage Current,	$V_{S} = \pm 3.3V$, $V_{COM} = \pm 2V$, V_{NO} or $V_{NC} = \pm 2V$, Note 6	25	-1	-	1	nA
ICOM(OFF)		Full	-5	-	5	nA
COM ON Leakage Current,	$V_{S} = \pm 3.3V$, $V_{COM} = V_{NO}$ or $V_{NC} = \pm 2V$, Note 6	25	-2	-	2	nA
ICOM(ON)		Full	-20	-	20	nA
DIGITAL INPUT CHARACTERISTIC	CS					
Input Voltage High, VINH		Full	2.0	1.6	-	V
Input Voltage Low, VINL		Full	-	0.9	0.6	V
Input Current, I _{INH} , I _{INL}	$V_{S} = \pm 3.6V, V_{IN} = V$ - or V+	Full	-0.5	-	0.5	μA
DYNAMIC CHARACTERISTICS			-!			
Turn-ON Time, t _{ON}	$V_{NO} \text{ or } V_{NC} = 2V, R_L = 300\Omega, C_L = 35pF, V_{IN} = 0.4V$	25	-	58	100	ns
	to 2.4V	Full	-	62	110	ns
Turn-OFF Time, t _{OFF}	$V_{NO} \text{ or } V_{NC} = 2V, R_L = 300\Omega, C_L = 35 \text{pF}, V_{IN} = 0.4V$	25	-	37	65	ns
	to 2.4V	Full	-	40	75	ns
Charge Injection, Q	$C_{L} = 1.0 nF, V_{G} = 0V, R_{G} = 0\Omega$	25	-	5	12	рС
OFF Isolation	$R_{L} = 50\Omega, C_{L} = 15pF, f = 100kHz$	25	-	>90	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 5pF$, f = 1MHz	25	-	55	-	dB
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	13	-	pF
COM OFF Capacitance, C _{COM(OFF)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	13	-	pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$	25	-	30	-	pF
POWER SUPPLY CHARACTERIST	rics	1			1	1
Positive Supply Current, I+	$V_{S} = \pm 3.6V, V_{IN} = V$ - or V+, Switch On or Off	25	-	10	25	μΑ
		Full	-	15	50	μA
Negative Supply Current, I-	$V_{S} = \pm 3.6V, V_{IN} = V$ - or V+, Switch On or Off	25	-25	-10	-	μA
		Full	-50	-15	-	μA

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 1A. MEASUREMENT POINTS



 $C_{\mbox{L}}$ includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or } NC)} \frac{R_L}{R_L + R_{(ON)}}$

FIGURE 1B. TEST CIRCUIT




FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS

FIGURE 2. CHARGE INJECTION

FIGURE 2B. TEST CIRCUIT




FIGURE 3. OFF ISOLATION TEST CIRCUIT




FIGURE 4. RON TEST CIRCUIT

Test Circuits and Waveforms (Continued)




FIGURE 5. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL43112 and ISL43113 analog switches offer precise switching capability from ±1.5V to ±6V supplies with low onresistance (15 Ω) and high speed operation (t_{ON} = 40ns, tOFF = 25ns). The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage (±1.5V), low power consumption (250µW), low leakage currents (2nA max), and the tiny SOT-23 packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation.

Supply Sequencing And Overvoltage Protection

As with any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to V- (see Figure 6). To prevent forward biasing these diodes, V+ and V- must be applied before any input signals, and input signal voltages must remain between V+ and V-. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 6).




FIGURE 6. OVERVOLTAGE PROTECTION

The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 6). These additional diodes limit the analog signal from 1V below V+ to 1V above V-. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.

Power-Supply Considerations

The ISL4311X construction is typical of most CMOS analog switches, except that there are only two supply pins: V+ and V-. The power supplies need not be symmetrical for useful operation. As long as the total supply voltage (V+ to V-, including supply tolerances, overshoot, and noise spikes) is less than the 15V maximum supply rating, and the digital input switching point remains reasonable (see "Logic-Level Thresholds" section), the ISL43112/13 function well. The 15V maximum supply rating provides the designer of 12V systems much greater flexibility than switches with a 13V maximum supply voltage.

The minimum recommended supply voltage is ± 1.5 V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages, and the digital input V_{IL} becomes negative at V_S $\leq \pm 2V$. Refer to the "Typical Performance" curves for details.

V+ and V- power the internal CMOS switches and set their analog voltage limits. These supplies also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and V- signals to drive the analog switch gate terminals.

This family of switches is not recommended for single supply applications. For single supply, similar performance, pin

compatible, TTL compatible versions of these switches, see the ISL43110/11 data sheet.

Logic-Level Thresholds

Due to the lack of a GND pin, the switching point of the digital input is referenced predominantly to V+. The digital input is CMOS compatible at \pm 5V supplies, and is TTL compatible for \pm 3.3V supplies. For other supply combinations refer to Figures 13 and 14.

The switching point has a very low temperature sensitivity, and changes by only 100mV from 85° C to -40° C, regardless of supply voltage.

High-Frequency Performance

In 50 Ω systems, signal response is reasonably flat to 30MHz, with a -3dB bandwidth of nearly 400MHz (see Figure 15). Figure 15 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. OFF Isolation is the resistance to this feedthrough. Figure 16 details the high OFF Isolation provided by this family. At 10MHz, OFF Isolation is about 50dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease OFF Isolation due to the voltage divider action of the switch OFF Impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog-signal paths and V+ or V-.

7

Typical Performance Curves $T_A = 25^{\circ}C$, $V_{IH} = V+$, $V_{IL} = 0V$, Unless Otherwise Specified






FIGURE 7. ON RESISTANCE vs SUPPLY VOLTAGE








FIGURE 11. TURN - ON TIME vs SUPPLY VOLTAGE




FIGURE 12. TURN - OFF TIME vs SUPPLY VOLTAGE

Typical Performance Curves T_A = 25°C, V_{IH} = V+, V_{IL} = 0V, Unless Otherwise Specified (Continued)





FIGURE 13. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE






FIGURE 17. SUPPLY CURRENT vs SUPPLY VOLTAGE





FIGURE 14. DIGITAL SWITCHING POINT vs NEGATIVE SUPPLY VOLTAGE



Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

V-


TRANSISTOR COUNT:

ISL43112: 55 ISL43113: 55

PROCESS:

Si Gate CMOS

Small Outline Plastic Packages (SOIC)



NOTES:


- 7. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 11. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 12. "L" is the length of terminal for soldering to a substrate.
- 13. "N" is the number of terminal positions.
- 14. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 16. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	0.050 BSC		BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8	8		8	
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-

Rev. 0 12/93

Small Outline Transistor Plastic Packages (SOT23-5)



NOTES:

- 17. Dimensioning and tolerances per ANSI 14.5M-1982.
- 18. Package conforms to EIAJ SC-74A (1992).
- 19. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 20. Footlength L measured at reference to seating plane.
- 21. "L" is the length of flat foot surface for soldering to substrate.
- 22. "N" is the number of terminal positions.
- 23. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES
А	0.036	0.057	0.90	1.45	-
A1	0.000	0.0059	0.00	0.15	-
A2	0.036	0.051	0.90	1.30	-
b	0.0138	0.0196	0.35	0.50	-
С	0.0036	0.0078	0.09	0.20	-
D	0.111	0.118	2.80	3.00	3
E	0.103	0.118	2.60	3.00	-
E1	0.060	0.068	1.50	1.75	3
е	0.0374 Ref		0.95 Ref		-
e1	0.0748 Ref		1.90 Ref		-
L	0.004	0.023	0.10	0.60	4, 5
Ν	5		5		6
α	0 ⁰	10 ⁰	0 ⁰	10 ⁰	-

Rev. 0 10/98

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com