"AND" J-K FLIP-FLOP

MC3151F • MC3051F MC3151L • MC3051L,P

This J-K flip-flop triggers on the negative edge of the clock. An AND input gating configuration formed by three J inputs ANDed together and three K inputs ANDed together, minimizes the requirements for external gating. The enable input (JK) consists of a J and a K input internally connected together. This input provides gating for the J and K inputs or an additional logic input for use in counters or other applications. A direct SET and RESET are provided to permit presetting data, such as initial conditions into the flip-flop. The direct SET and RESET control the oppration of the flip-flop regardless of the state of the clock.

Information may be applied to, or changed at the J and K inputs any time in a clock cycle, except during the interval of time between the Set-up and Hold times. The inputs are inhibited when the clock is low, data is entered into the input steering section of the flip-flop when the clock goes high. The input steering section of the flip-flop continually reflects the input state when the clock is high. Data present during the time interval between the Set-up and Hold times is transferred to the bistable section on the negative edge of the clock and the outputs Q and \overline{Q} respond accordingly. The flip-flop can be set or reset directly by applying the low state to the SET or RESET inputs.





See General Information section for packaging.

	SET	6		ſ										L					TEG		DENT	VOLTAGE VALUES					E	
	13 1	2	7		~													+	-		VEN	VULLANE VALUES					_	
	22		_	ט ר	8-								0	est		mAdc		-				Volts						
<u>er</u>		Ц			2								Temper	ature	OL IO	HO	" u	5 V	<"	VIH N	>	VRH	VccL	VCCH	Vcc	Vmax	_	
	¥	Ţ											-	-55°C	- 0.0	2.0		0.	4 1.	1 2.0	2.4	4.0	3.5	5.5	5.0		_	
	K1	<u>،</u> ך	ſ									MC315	+ ~ 15	-25°C	- 0.01	2.0 1	0	0 0	4 1.1	1 1.8	2.4	4.0	4.6	2'2	5.0	7.0		
	X			¥	9								+	125°C	- 0.02	2.0		0.	4 0.8	S 1.8	2.4	4.0	4.5	5.5	5.0	ł.		
	EX3	1 1		2	,								-	0,0	20.0 -	2.0		0	4 I.	1 2.0	2.5	4.0	4.75	5.25	5.0	r.		
	-	,										MC305	+~==	-25°C	20.0 -	2.0 1	1- 0.	0 0	4 1.	1 1.8	2.5	4.0	4.75	5.25	5.0	7.0	_	
													-	-75°C	30.0 -	2.0		0.	4 0.5	9 1.8	2.5	4.0	4.75	5.25	5.0			
		Pin		MC3	151 16	est Lim	ts.	4	W	C3051	Test L	imits	10				-	EST CU	RREN	L/VOL	LAGE #	PPLIED TO PINS LISTED I	BELOW:					
Characteristic	Symbol	Test	V uiw	Vax A	Min M	ax M	eW ui	ix Mir	n Max	× Win	Max	Win	Max	Unit	o	н		× <	V,	N.N.	>	VRH	Vcct	VccH	Vcc	V	•	Gnd
Input Forward Current	I				\vdash		-	-	-								\vdash	-			-						1	
Чŗ		10		1.5	17		11	1 / 0 10	77	1 1	11.0	19	-1.5	mAdc		14		10	11	• •	• •	1,3,4,5,9,13	i i	14		• •	on inc	p=
КY			10	0.0	1 1	2.0			5 5		- 9 - 9 - 9	11	-3.0				* *		• •	• •	• •	2,3,4,5,9,10,11,12,13	1.1	-	1.7	• •	a in	
Set		m 4		0.4	1	0.4	4 4	00	4	1	0.4-	1	0.4	_	1			0.4	-	1	•	1,2,3,4,5,10,11,12,13	4		•	r.	0	
Clock		13 0		4 4 6 6	1.1.1	0.00	1 1 1	999	144		111		999					13 13			1.1.1	1,2,3,4,5,9,10,11,12	1.1.1				1 10 00	+
Reverse Current K	I,R	23		50	1	20	50		50	-	50		50	LAdc				1			69	a	- 14	14		1.	1.1.9	1.3.4.5.7.13
P		10		20		- 02	3		50	1	20	Ŧ	90	-	2	1	*	*	1	1	10	10		-	į.	•	1	1.7,9,11,12,13
Set		- 0 -	1.1.1	140		40	14	000	140		140	6.99	140					1.1.4	1.1.1		- 0 -		in		14	i e e		2,3,4,5,7,9,10,11,12,13 1,2,3,4,7,13 1 7 10 11 12 13
Clock		13		145		45	14	2.02	145	1	145		145	-		1			i k		13			-		1	2	1,2,3,4,5,7,9,10,11,12
Breakdown Voltage K	BVin	2			2.0					5.5	1	-0		Vdc			2	1.1				6 4	- 20	14	1	4	1.0	1,3,4,5,7,9,13
JK				1						_	•			_					1		•	2 4 1					0	2,3,4,5,7,9,10,11,12,13
Reset		13 0 4		111	-							ei e	. + 1									a m 1	6. j. j	-		•••	n m i	1,2,3,4,7,10,11,12,13 1,2,3,4,7,10,11,12,13 1,2,3,4,5,7,9,10,11,12
Clamp Voltage K	VD.	53			-	10				•	1 · 1	- 1	•	Vdc	à		1	1	1	1	1		14		, e			1
JK S		2 4						0		1.1.			0	_					••	• •	• •			• •	1.1	• •		
Reset		13		01.1						11	+	4.4		+			111						+			• • •		-
Output Output Voltage	VOL	10 00		0.4	00	4.4	0.0	4.4	0.4	1.1	0.4	4.1	0.4	Vdc	10 00	1.			o io	10 85	1.7	4.9	14 14		4.0	22	თ თ	7,13 7,13
	HO	9 9	2.4	1 1	44	100	44	10 10	11	2.5	1.1	2.5	11	Vde Vde		98	1.1	1.1	60	0,10	1.1		14	1.1	\tilde{r}_{1}	2.4	in a	7,13 7,13
Short Circuit Current	Isc	6 60	-20	-65	20	65 -2	9-9-	5 -20	0 -65	-20	-65	-20	-65	mAdc					• •	• •		9	11	14	14	$\frac{1}{2}$		5,6,7 7,8,9
Power Requirements (Total Device) Maximum Power	Imax	14	P	1	1					÷,	21			mAdc		•		'		'		14		ł.	4	14	- 0	1,7,9,13
Dower Supply Drain	1	14	Ŀ	16			16	3	16		16		16	mAde	1.	† .	+	+'	ŀ	ŀ	Ŀ			14		2	0	17013
LUNU UNDER LUNU	Gd,			2	-	2	_	-	1				1		-	+	\neg	_	4	4				1		•		4,1,9,10

MC3151, MC3051 (continued)

*Momentary ground before making measurement. If pin number appears in other column, it should be returned to voltage.

OPERATING CHARACTERISTICS

High state data must be present 12 ns prior to the fall of the clock and remain 5.0 ns after the clock signal rises. Negative edge triggering: When the clock goes from the high state to the low state, the information in the input steering section is transferred to the bistable section.

The direct SET and RESET inputs may be used any time, regardless of the state of the clock. If these inputs are not used THEY MUST BE TIED to a voltage between 2.0 and 5.5 Vdc.

Unused Inputs:

JK input MUST be in the high state to enable the clocked inputs. When the JK input is not used, it should be tied to a voltage between 2.0 and 5.5 Vdc.

Unused J inputs should be tied to used J inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused K inputs should be tied to used K inputs, the used JK input, Q, or a voltage between 2.0 and 5.5 Vdc. Unused SET and RESET inputs MUST be tied to a voltage between 2.0 and 5.5 Vdc.



MC3151, MC3051 (continued)

OPERATING CHARACTERISTICS (continued)



FIGURE 2 – SWITCHING TIME TEST CIRCUIT (For J inputs and RESET input; to test other inputs, refer to Test Procedures Chart)

VOLTAGE WAVEFORMS AND DEFINITIONS



		TEST	PROCE	DUR	ES CHA	RT		
			INPL	л			LIMIT	FS (ns
TEST	j**	SET	RESET**	к**	۰.	ō	Min	Max
*Set "1" J	8	2.4 V	F	Gnd	G	н	-	12
^t Hold ''1'' J	c	2.4 V	F	Gnd	G	н	-	0
¹ Set "0" J	D	2.4 ∨	F	Gnd	≤ 0.4 V	≥2.4 ∨	-	12
^t Hold "0" J	E	2.4 V	F	Gnd	≤ 0.4 V	≥2.4 ∨	-	0
^t Set "1" K	Gnd	F	2.4 V	в	н	G	-	12
^t Hold "1" K	Gnd	F	2.4 V	с	н	G	-	0
¹ Set ''0'' K	Gnd	F	2.4 ∨	D	≥ 2.4 ∨	≤0.4 V	~	12
^t Hold "0" K	Gnd	F	2.4 V	E	≥ 2.4 ∨	≤0.4 ∨	-	0
'pd ''1''		Delay fi Delay fi	rom CLOCH	to Q d to Q d	uring t _{set} " uring t _{set} "	1" j test. 1" K test.		18
¹ pd ''0''		Delay fi Delay fi	rom CLOCK	to ā d to a d	uring t _{set} " uring t _{set} "	1" j test. 1" K test.		18
¹ ed ''1''		Delay fi Delay fi	rom SET to rom RESET	Q durin to Q di	I test "1" uring test "	K test. 1" j test.		18
fed ''0''		Delay fi Delay fi	rom SET to	ā durin to a di	9 tset "1" uring tset "	K test. 1″ j test.		18

** Letters shown in these columns refer to waveforms at the left.