

# MK4505M/S -25/33/50

# VERY HIGH-SPEED CMOS CLOCKED FIFO

## 1024 x 5 ORGANIZATION

## VERY HIGH PERFORMANCE

Part No	Cycle Time	Cycle Frequency	Access Time
4505-25	25ns	40MHz	15ns
4505-33	33ns	30MHz	20ns
4505-50	50ns	20MHz	25ns

- RISING EDGE TRIGGERED CLOCK INPUTS
- SUPPORTS FREE-RUNNING 40% TO 60% DUTY CYCLE CLOCK INPUTS
- SEPARATE READ AND WRITE ENABLE IN-PUTS
- BIPORT™ RAM ARCHITECTURE ALLOWS FULLY ASYNCHRONOUS AND SIMULTA-NEOUS READ/WRITE OPERATION
- CASCADABLE TO ANY DEPTH WITH NO AD-DITIONAL LOGIC
- WIDTH EXPANDABLE TO MORE THAN 40 BITS WITH NO ADDITIONAL LOGIC
- HALF FULL STATUS FLAG
- FULL AND EMPTY FLAGS, ALMOST FULL, AL-MOST EMPTY, INPUT READY, OUTPUT VA-LID STATUS FLAGS (4505M)
- FULLY TTL COMPATIBLE

## DESCRIPTION

The MK4505 is a Very High Speed 1K x 5 Clocked FI-FO memory. It achieves its high performance through the use of a pipelined architecture, a  $1.2\mu$  full CMOS, single poly, double level metal process, and a memory array constructed using SGS-THOMSON'S 8 transistor BiPORT memory cell.

The device is designed for use in applications where data is moving through a system on a square wave clock ; applications such as digitized video and audio, image processing, A-to-D and D-to-A conversions, high speed data links, Radar return sampling or data tracing.

The device is available in two versions ; a Master, the MK4505M, and a Slave, the MK4505S. The Master provides all of the control signals necessary for reliable, full speed, fully asynchronous width expansion and/or depth expansion. The Master also provides a full compliment of status flags, including Output Valid, Empty, Almost Empty, Half Full, Al-



Figure 1 : Pin Configurations.

D	10	•	24 V <sub>CC</sub>
D,	2		23 CK
D,	3		22 WE,
D,	4 E	-	21 FF
D	5		20 DR
AE	6	MK4505M	19 HF
RS	7		18 AF
QV	8		37 0.
EF	9 [		□ 16 Q,
RE	10 1		15 Q2
CKR	11 C	-	14 Q <sub>1</sub>
V <sub>SS</sub>	12 [	-	J 13 Q <sub>0</sub>
V <sub>555</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub>		•	20 V <sub>cc</sub> 19 CK <sub>w</sub>
V <sub>555</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>		•	☐ 13 Q <sub>0</sub> ☐ 20 V <sub>CC</sub> ☐ 19 CK <sub>W</sub> ☐ 18 WE <sub>1</sub> ☐ 17 WE <sub>2</sub>
V <sub>555</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	1 C C C C C C C C C C C C C C C C C C C	• MK4505S	13 Q <sub>0</sub> 20 V <sub>CC</sub> 19 CK <sub>W</sub> 18 WE <sub>1</sub> 17 WE <sub>2</sub>
V <sub>55</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> RS		• MK4505S	13 Q <sub>0</sub> 20 V <sub>CC</sub> 19 CK <sub>m</sub> 18 WE <sub>1</sub> 17 WE <sub>2</sub> 16 HF
V <sub>55</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> RS RE <sub>2</sub>	1	• MK4505S	13 Q <sub>0</sub> 20 V <sub>CC</sub> 19 CK <sub>m</sub> 18 WE <sub>1</sub> 17 WE <sub>2</sub> 16 HF 15 Q <sub>4</sub> 14 Q <sub>3</sub>
V <sub>55</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> RS RE <sub>2</sub> RE <sub>1</sub>	1	• MK4505S	$\begin{array}{c ccccc} 20 & V_{CC} \\ \hline 19 & CK_{m} \\ \hline 18 & WE_{1} \\ \hline 17 & WE_{2} \\ \hline 16 & HF \\ \hline 15 & O_{4} \\ \hline 14 & O_{3} \\ \hline 13 & O_{2} \end{array}$
V <sub>55</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> RS RE <sub>7</sub> RE <sub>1</sub> CX <sub>R</sub>	1 C 1 C 2 C 3 C 4 C 5 C 8 C 9 C	• MK4505S	13 Q <sub>0</sub> 20 V <sub>CC</sub> 19 CK <sub>m</sub> 18 WE <sub>1</sub> 17 WE <sub>2</sub> 16 HF 15 Q <sub>4</sub> 14 Q <sub>3</sub> 13 Q <sub>2</sub> 12 Q <sub>1</sub>

most Full, Full, and Input Ready. The Master cannot be written while Full or read while Empty. The Slave, in contrast, can be forced to write and/or read con-

#### **PIN NAMES**

D <sub>0</sub> - D <sub>4</sub>	- Data Input
Q0 - Q4	- Data Output
CK <sub>W</sub> , CK <sub>R</sub>	- Write and Read Clock
WE <sub>1</sub>	- Write Enable Input 1
RE <sub>1</sub>	- Read Enable Input 1
RS	- Reset (active low)
HF	- Half Full Flag
Vcc, Vss	- + 5 Volt, Ground

#### Figure 2 : Block Diagram.

tinuously regardless of device status; a feature useful in triggered data acquisitions, or for retransmit (repeat reading) applications.

#### 4505M only

FF, EF	- Full and Empty Flag (active low)	
AF, AE	<ul> <li>Almost Full, Almost Empty Flag</li> </ul>	
DR, QV	<ul> <li>Input Ready, Output Valid</li> </ul>	

#### 4505S only

WE <sub>2</sub> RE <sub>2</sub>	<ul> <li>Write Enable Input 2</li> <li>Read Enable Input 2 (rising edge</li> </ul>
6.	triggered 3 state control)



#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VI	Voltage on any Pin Relative to GND	- 1.0 to 7.0	V
TA	Ambient Operating Temperature	0 to + 70	°C
Tstg	Ambient Storage Temperature (plastic)	- 55 to + 125	°C
PD	Total Device Power Dissipation	1	Watt
lp	Output Current per Pin	, 25	mA

Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## **RECOMMENDED DC OPERATING CONDITIONS** ( $0^{\circ}C \le T_A \le + 70^{\circ}C$ )

Cumbal	Paramotor		Value		Unit	Note
Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
Vcc	Supply Voltage	4.5	5.0	5.5	V	1
Vss	Supply Voltage	0	0	0	V	1
ViH	Logic 1 Input	2.2		V <sub>CC</sub> + 1.0	V	1
VIL	Logic 0 Input	- 0.3		0.8	V	1

Note : 1. All voltages referenced to GND.

## DC ELECTRICAL CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5.0 \pm 10\%)$ 

Symbol	Parameter	45	505-2	25	4	505-3	33	45	505-	50	Unit	Note
Symbol	Farameter		Typ.	Max.	Min.	Тур.	Max.	Min.	Typ.	Max.	onn	
lcc	Average Power Supply Current		115	140		95	140		75	140	mA	1

Symbol	Parameter	Min.	Max.	Unit	Note
h <sub>iL</sub>	Input Leakage Current	- 1	+ 1	μ <b>A</b> .	2
IOL	Output Leakage Current	- 10	+ 10	μA	2, 3
Vон	Logic 1 Output Voltage (IOUT = - 4 mA)	2.4		V	4
VOL	Logic 0 Output Voltage (I <sub>OUT</sub> = 8 mA)		0.4	V	4

Notes : 1. Measured with both ports operating at tck Min, 50% duty cycle, outputs open, Vcc max. Typical values reflect tck Min, outputs open, with Vcc = 5.0, 25°C, with 50% duty cycle.

2. Measured with V = 0.0V to Vcc.

3. Measured at Q<sub>0</sub> - Q<sub>4</sub>, with QV = Low (4505M) ; after clocking with RE<sub>2</sub> = Low (4505S)

4. All voltages referenced to GND.

## **CAPACITANCE** ( $T_A = 25^{\circ}C$ , f = 1.0MHz)

			Value		11-14	Mada
Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
Cı	Input Capacitance	4		5	pF	1
CO1	Output Capacitance	8		10	рF	1, 2
CO <sub>2</sub>	Output Capacitance	12		15	pF	1, 3

Notes: 1. Sampled, not 100% tested. Measured at 1MHz. 2. Measured at all data and flag outputs except EF and FF

3. Measured at EF and FF.



# AC TEST CONDITIONS

Parameter	Value	Unit
Input Levels	0 to 3	V
Transition Times	5	ns
Input and Output Timing Reference Levels	1.5	V
Ambient Temperature	0 to 70	°C
V <sub>cc</sub>	5.0 ± 10%	V





#### Note . includes scope and lest Fig.

## READ AND HOLD OPERATIONS

The device will perform a Read on the next rising edge of the Read Clock (CKR) whenever (see figure 4) :

- (4505S) RE<sub>1</sub> and RE<sub>2</sub> are high at the rising edge of the clock.
- (4505M) RE<sub>1</sub> and EF are high at the rising edge of the clock.

Because the device only re-evaluates and updates the Empty Flag ( $\overline{EF}$ ) on the rising edge of CK<sub>R</sub>, the appearance of an active Empty Flag at valid flag access time, t<sub>F1A</sub>, assures the user that the next rising edge of CK<sub>R</sub> will generate an inhibit condition. All Q outputs will be High Z at toz from the rising edge of CK<sub>R</sub>.  $\overline{EF}$  is latched between subsequent read clocks.

The device will perform a Hold Cycle (hold over previous data) if  $RE_1$  is low at the rising edge of the clock

(CK<sub>R</sub>). If  $\overline{\text{EF}}$  (4505M) or RE<sub>2</sub> (4505S) is low at the rising edge of the clock, then the outputs will go to High-Z.

#### WRITE OPERATIONS

The device will perform a Write on the next rising edge of the Write Clock ( $CK_W$ ) whenever (see figure 5) :

- (4505S) WE<sub>1</sub> and WE<sub>2</sub> are high at the rising edge of the clock.
- (4505M) WE1 and FF are high at the rising edge of the clock.

Because the device only re-evaluates and updates the Full Flag (FF) on the rising edge of CK<sub>W</sub>, the appearance of an active Full Flag at valid flag access time, t<sub>F1A</sub>, assures the user that the next rising edge of CK<sub>W</sub> will generate a No-Op condition. FF is latched between subsequent write clocks.



#### MK4505M (Master) WRITE TRUTH TABLE

Operation         Operation           RS         WE1         FF	Present State			Operation		Next State
	FF	Data In				
Х	0	Х	X	Reset	1	Don't Care
↑ [	1	0	0	No-Op	2	Don't Care
↑	1	0	1	No-Op	1	Don't Care
↑ I	1	1	0	No-Op	2	Don't Care
1 I	1	1	1	Write	?	Data In

? = Device Status is referenced to the "next state" logic conditions.

The "next state" flag logic level is unknown due to the possible occurence of a read operation.

#### MK4505M (Master) READ TRUTH TABLE

04	Present State			Operation	Next State		
CKR	RS	RE1	EF	- Operation	EF	Qout	
X	0	X	X	Reset	0	Hi Z	
1 I	1	0	0	Inhibit	?	Hi Z	
↑ I	1	0	1	Hold	1	Previous Q	
Î	1	1	0	Inhibit	2	Hi Z	
1 I	1	1	1	Read	?	Data Out	

? = Device Status is referenced to the "next state" flag logic and Qour conditions. The "next state" flag logic level is unknown due to the possible occurrence of a write operation.

## MK4505S (Slave) WRITE TRUTH TABLE

CK		Present Stat	e	Operation	Next State		
CKW	RS	WE1	WE <sub>2</sub>		Data		
Х	0	X	X	Reset	Don't Care		
↑	1	0	0	No-Op	Don't Care		
Ť	1	0	1	No-Op	Don't Care		
Ť	1	1	0	No-Op	Don't Care		
Ť	1	1	1	Write	Data In		

## MK4505S (Slave) READ TRUTH TABLE

CK.		Present State	9	Operation	Next State		
CKW	RS	RE1	RE <sub>2</sub>	Operation	Qout		
Х	0	Х	X	Reset	Hi Z		
Ť	1	0	0	Inhibit	Hi Z		
Ŷ	1	0	1	Hold	Previous Q		
Î	1	1	0	Inhibit	Hi Z		
î	1	1	1	Read	Data Out		

## RESET

 $\overline{\text{RS}}$  is an asynchronous master reset input. A Reset is required after power-up, before first write. Reset commences on the falling edge of  $\overline{\text{RS}}$  irrespective of the state of any other input or output. The user is required to observe Reset Set Up Time (t<sub>RSS</sub>) only if the device is enabled (see figure 7). The t<sub>RSS</sub> specification is a don't care if the device remains disabled (WE<sub>1</sub> = RE<sub>1</sub> = LOW). All status flag outputs will be valid  $t_{RSA}$  from the falling edge of RS, and all Q data outputs will be high impedance  $t_{RSOZ}$  from the same falling edge.

After Reset, if no valid Read operations have been performed since Reset, the "previous data" that will be output when executing the first Hold cycle will be all zeros (see figure 8).



Symbol	Paramotor	450	5-25	4505-33		4505-50		Unit	Notos
Symbol	Farameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1 <sub>СК</sub>	Clock Cycle Time	25		33		50		ns	1
tскн	Clock High Time	10		13		20		ns	1
t <sub>CKL</sub>	Clock Low Time	10		13		20		ns	1
ls	Set Up Time	10		13		16		ns	1
<b>t</b> H	Hold Time	0		0		0		ns	
t <sub>A</sub>	Output (Q) Access Time		15		20		25	ns	1, 2
Î <sub>F1A</sub>	Flag 1 Access Time <sup>(7)</sup>		15		20		25	ns	1,2
l̃F2A	Flag 2 Access Time(8)		20		25		30	ns	1,2
юн	Output Hold Time	5		5		5		ns	1, 2
toz	Clock to Outputs High-Z		15		20		25	ns	1, 3
tal	Clock to Outputs Low-Z	5		5		5		ns	1, 3
tass	Reset Set Up Time	12		16		25		ns	1,4
tes	Reset Pulse Width	25		33		50		ns	
<sup>t</sup> RSA	Reset Flag Acces Time		.20		66		100	ns	1, 3
tasoz	Reset to Outputs High-Z		25		33		50	ns	1, 3
<b>¢</b> FRL	First Read Latency	50		66		100		ns	1, 5
t <sub>FFL</sub>	First Flag Cycle Latency	25		33		50		ns	1,6

# AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5V $\pm$ 10%)

Notes: 1. All AC Electrical Characteristics measured under conditions specified in "AC Test Conditions"

2. Measured w/40pf Output Load (figure 3A).

3. Measured w/5pf Output Load (figure 3B).

4. Need not be met unless device is Read and/or Write Enabled.

5. Minimum first Write to first Read delay required to assure valid first Read.

6 Minimum first Write to first Read Clock delay required to assure clearing the Empty Flag.

7. Flag 1 = EF, FF, QV, DR. 8. Flag 2 = AE, AF, HF.







Note : For this particular diagram the EF changes logic states presuming that a valid WRITE operation has occured prior to the rising edge of CKR at t<sub>2</sub>.



Figure 5 : Write Cycle Timing.

Note : For this particular diagram the FF changes logic states presuming that a valid READ operation has occured prior to the rising edge of CKw at t<sub>3</sub>.



# Figure 6 : Hold Cycle Timing.



Note : EF = HIGH (master) RE2 = HIGH (slave)





Note : t<sub>RSS</sub> must be met if the device is read AND/OR write enabled (WE1, RE1 = High).



## Figure 8 : First Hold After Reset.



Note : A valid write operation is presumed between  $t_{\rm f}$  and  $t_2$ 

Figure 9 : Almost Empty Flag Timing (4505M only).



Note: 1. This example does not show the hysterisis in the ALMOST FLAGS.





Figure 10 : Almost Full, Half Full Flag Timing.

Notes: 1. Q outputs in Master/Slave Width Expansion (RE2 = EF), or when using MK4505S Slave separately.

2. Q outputs in Master-to-Master Depth Expansion (RE1 with EF = HIGH), or when using the MK4505M separately.

This example does not show the hysterisis in the ALMOST FLAGS 3

Gating Clock		Gating	Flag	Flag	Read Locations Remaining to Empty	Write Locations Available to Full
CKR	CKw	operation	Aneoleu	Hanshon	field and give Empty	
Î	_	Read	AE		8*	1016
-	1	Write	AE	<b>▲</b>	10	1014
1	_	Read	AE	*	9	1015
-	<b>†</b> 1	Write	AE	•	11	1013
1	-	Read	AF		1014	10
-	1	Write	AF	T	1016	8 °
Î ↑	_	Read	AF		1013	11
-	Î ↑	Write	AF	-	1015	9
1	-	Read	HF	-	510	514
-	Î ↑	Write	HF	÷.	512	512*
Î ↑	-	Read	HF	<b>1</b>	509	515
-	Î Î Î	Write	HF		511	513

#### FLAG INTERPRETATION KEY

Notes : \*. Flag definition to the respective operation and clock.

All examples are given in reference to the flag transition point, in the direction shown, for the given clock edge and operation. The flag remains stable as long as the condition that set or cleared the flag exists in the device

The table describes the number of the cycles that can be performed, including the next rising edge

2. 3. Remaining Read or Available Write locations at the flag transition point reflects the hysterisis inherent to the internal scheme

that detects the flag status.

4. Asynchronous or simultaneous dual port operations at the flag transition point may result in a false flag status. When this occurs, the flag is evaluated and updated on the subsequent clock.





Figure 11 : Simultaneous Write/Read Timing (4505M only).

Figure 12 : Simultaneous Write/Read Timing (4505S only).



# SIMULTANEOUS WRITE/READ TIMING

The Empty Flag (EF) is guaranteed to clear (go HIGH) in response to the first rising edge of the read clock (CK<sub>B</sub>) to occur tFFI (First Flag Latency) after a valid First Write (from the rising edge of CKw). Read clocks occurring less than tFFL after a First Write may clear the EF, but are not guaranteed (see figure 10). As always, reads attempted in conjunction with an active Empty Flag are inhibited. Therefore, the next rising edge of CKR following tEFL will produce the first valid read. This is the tFRL (First Read Latency) parameter, and must be observed for proper system operation with the latched EF. Coming from an empty condition, the First Read operation should be accomplished by enabling RE1 no less than ts before the rising edge of CKR at tFRL. The Q outputs will present valid data t<sub>A</sub> from the rising edge of CK<sub>B</sub>.

When using the MK4505S (Slave) separately, the user must observe the t<sub>FRL</sub> (First Read Latency) parameter to ensure first-write-to-first-read valid data. Referring to figure 12, the first rising edge of CK<sub>R</sub> to occur t<sub>FRL</sub> after a First Write clock will guarantee valid data t<sub>A</sub> from the rising edge of CK<sub>R</sub>. Read operations attempted before t<sub>FRL</sub> is satisfied may result in reading RAM locations not yet written. Careful observance of t<sub>FRL</sub> by the user is a must when using free running asynchronous read/write clocks on the MK4505S; there is no automatic read and write protection circuitry in the Slave.

It should also be noted that the MK4505M/S has an expected "fall-through delay time" described as First Write data presented to the FIFO and clocked out to the outside world. This can be calculated as :  $t_{S} + t_{FRL} + t_{A}$  (from figure 11 or 12). Further occurring

valid read clocks will present data to the Q outputs  $t_A$  from the rising edge of CK<sub>R</sub>.

#### WIDTH AND DEPTH EXPANSION

A single Master (MK4505M) is required for each 1K of depth configured. The number of Slaves that can be driven by a single Master is limited only by the effects of adding extra load capacitance (Write and Read Enable Input Capacitance) onto the Input Ready (DR), Output Valid (QV), Full Flag (FF) and Empty Flag (EF) outputs. However, even 40 bits of width (8 devices) results in only 40pf of loading, which corresponds to the amount of load called out in the AC Test Conditions. Additional loading will slow the flags down, but as long as Enable Set Up time (ts) is met, slowing the flags has no negative consequences.

#### DEPTH EXPANSION HANDSHAKE PROTOCOL

The depth expansion handshake device connections are shown in figure 13. The expansion interface signals can be considered transparent to the user, as long as the expansion clock continues to run. The Output Ready (QV) flag, and the Data Ready (DR) flag logic descriptions are detailed in the following charts. Since the expansion clock is the read clock for the sending FIFO, as well as the write clock for the receiving FIFO, these two signals prevent data loss during depth expansion applications where the receiving bank (bank B, figure 13) goes full simultaneously as the sending bank goes empty (bank A, figure 13).

#### QV Definition Table.

Before Read Clock			Opposition of CK	Aft	Note		
RE <sub>1</sub>	EF	QV	Reads Remaining	Operation at CKg	QV	Status	Note
Х	0	Х	0	Inhibit	0	Empty	1
0	1		≥ 1	Hold	0	Active	2
1	1	0	1	Read	. 1	Empty	3
1	1	X	≥ 2	Read	1	Active	4

Notes : 1. Whenever EF is active low, further attempted read cycles are inhibited.

QV is gated by RE<sub>1</sub> such that the QV flag will be latched low t<sub>F1A</sub> from the rising edge of CK<sub>B</sub> when RE<sub>1</sub> is low. The RE1 input must meet the set-up time (t<sub>5</sub>) prior to the read clock edge. QV does not logically allow or prevent a read operation.
 Whenever RE<sub>1</sub> is active high, QV will always follows the EF signal by one read clock cycle.

4. This condition displays a typical read operation when remaining memory locations (prior to the read operation) are from 2 to 1024. EF and QV continue to acknowledge that the FIFO has more data available.



#### DR Definition Table.

Before Write Clock			Operation at CK	Afte	Note		
WE1	FF	DR	Write Available	Operation at CK <sub>W</sub>	DR	Status	Note
X	0	0	0	No-Op	0	Full	1
0	1	0	1	No-Op	1	Full-1	2
0	1	1	1	No-Op	0	Full-1	2
1	1	X	1	Write	0	Full	1
0	1	X	2	No-Op	1	Active	3
1	1	1	2	Write	0	Full-1	4
0	1	1	≥ 3	No-Op	1	Active	
1	1	1	≥ 3	Write	1	Active	5

Notes : 1. DR can be low only when the MK4505M is full or (full-1). Whenever the device goes full (FF = low), then DR will be latched low tFIA from the same write clock edge (CKw) regardless of the logic state of the DR flag at the clock transition. Further attempted write operations are blocked since FF is low.

2. If DR changes logic states after the write clock, then this example reflects the condition when the MK4505M has one (1) memory location available (full-1). DR will presume the opposite logic state of the previous cycle for subsequent write clocks if WE is disabled (low) and one memory location is available. Whenever the MK4505M goes full (FF = low), DR will be latched low in the same clock cycle. (This is part of the Depth Expansion Protocol, and acts to notify the sending unit that space is available.) The DR flag does not logically allow or prevent a write operation.

3. If DR is a logic 1 before and after the write clock, then this example signifies that the available memory locations in the MK4505M are greater than or equal to 2, after the completed write operation.

4. During a valid write cycle, the DR flag will go inactive low true from the rising edge of CK<sub>W</sub> if the write counter is (full-2) at the clock transition. This results is a (full-1) condition. (Refer to notes 1 and 2.)

5. This condition displays a typical write cycle, where available memory locations (prior to the write operation) are from 3 to 1024. DR and FF continue to acknowledge that the FIFO is ready to accept more data.

In summary, the QV flag follows the EF signal by one read clock cycle (in all instances) when RE<sub>1</sub> is active high at the rising edge of CK<sub>R</sub>. Whenever RE<sub>1</sub> is disabled (low), the QV flag will go low t<sub>F1A</sub> from the rising edge of CK<sub>R</sub>. Of course, the RE<sub>1</sub> input must satisfy the set-up time (ts) prior to CK<sub>R</sub>. The QV flag does not enable or inhibit read operations. Read protection is provided by the EF signal.

The DR flag will go low one cycle prior to a full condition (full-1), or DR will go high at (full-2) from the rising edge of CKw. However, if WE<sub>1</sub> is disabled (low), and the device has one location available, then DR will toggle each subsequent write cycle until full. This way the device notifies the sending unit that at least one more byte of data can be accepted. When the device goes full, the DR flag will be latched low t<sub>F1A</sub> from the clock edge (during the same write cycle), regardless of its previous logic state. As with all valid write cycles, the WE<sub>1</sub> input must satisfy the set-up time (t<sub>S</sub>) prior to CKw. The DR flag does not enable or inhibit write operations. Write protection is provided by the FF signal.

#### WIDTH AND DEPTH EXPANSION EX-AMPLES

The width and depth expansion interface timing diagrams (figures 14 and 15) are in reference to the width and depth expansion schematic in figure 13

(For simplicity all clocks have the same frequency and transition rate).

Example 1 - First Write Since Empty - Reading the timing diagram from the top left to bottom right, one can determine that figure 13 illustrates the effects of the first WRITE/READ cycles from an EMPTY array of FIFOs. Both of the EF pins are initially low (EFx, EF and RE<sub>2</sub>). As data is written into Bank A, the expansion clock reads data from Bank A and writes it to Bank B, the interface EF (EF and RE<sub>2</sub>) and the external EF (EFx) go inactive (logic 1) while data is shifted through the FIFO array from Bank A through Bank B to the external output (Qx). The EF logic goes valid (logic 0) once data is shifted out of its respective bank.

Example 2 - First Read Since Full - Reading the timing diagram from the bottom left to top right, one can determine that figure 15 illustrates the effects of the first READs from a FULL array of FIFOs. As data is read out of the system (Qx), it allows Bank B to receive data (Q<sub>EXP</sub>) shifted from Bank A. As Bank B shifts data out via Qx, allowing Bank A to shift data into Bank B, both banks will show a cleared FF status (logic 1) on the expansion FF (FF and WE<sub>2</sub>) as well as the internal FF (FFx). When Bank A is no longer considered FULL, Data In from the system (D<sub>X</sub>) is now written into Bank A. The FIFO array is again completely Full.



#### APPLICATION

The MK4505 operates from a 5V supply. It is compatible with all standard TTL families on all inputs and outputs. The device should share a solid ground plane with any other devices interfaced with it, particularly TTL devices. Additionally, because the outputs can drive rail-to-rail into high impedance loads, the MK4505 can also interface to 5V CMOS on all inputs and outputs.

Since very high frequency current transients will be associated with the operation of the MK4505, power line inductance must be minimized on the circuit board power distribution network. Power and ground trace gridding or separate power planes can be employed to reduce line inductance. A high frequency decoupling capacitor should be placed next to each FIFO. The capacitor should be  $0.1\mu F$  or larger. Also, a pull-up resistor in the range of  $1K\Omega$  is recommended for the RESET input pin to improve proper operation.

Though often times not thought of as such, the traces on a memory board are basically unterminated, low impedance transmission lines. As such they are subject to signal reflections manifested as noise, undershoots and excessive ringing. Series termination in close proximity to the TTL drivers can improve driver/signal path impedance matching. While experimentation most often proves to be the only practical approach to selection of series resistors, values in the range of  $10\Omega$  to  $33\Omega$  often prove most suitable.





SGS-THOMSON MICROELECTROMICS

51

Figure 13 : MK4505M/S 2K x 10 Width and Depth Expansion Schematic.

15/19



Figure 14 : Example 1 - Width and Depth Expansion Interface Timing.



Figure 15 : Example 2 - Width and Depth Expansion Interface Timing.



## PACKAGES MECHANICAL DATA

Figure 16 : MK4505M 24-Pin Plastic DIP (N), 300-Mil.



Package standoff to be measured per Jedec requirements 2

3. The maximum limit shall be increased by .003 IN, when solder lead finish is specified

Figure 17 : MK4505S 20-Pin Plastic DIP (N), 300-Mil.



Package standoff to be measured per Jedec requirements 2

3. The maximum limit shall be increased by .003 IN, when solder lead finish is specified



# ORDERING INFORMATION

Part Number	Access Time	Cycle Time	Cycle Frequency	Temperature Range	Package Type
MK4505MN-25	15ns	25ns	40MHz	0°C to 70°C	PDIP24 300-MIL
MK4505MN-33	20ns	33ns	30MHz	0°C to 70°C	PDIP24 300-MIL
MK4505MN-50	25ns	50ns	20MHz	0°C to 70°C	PDIP24 300-MIL
MK4505SN-25	15ns	25ns	40MHz	0°C to 70°C	PDIP20 300-MIL
MK4505SN-33	20ns	33ns	30MHz	0°C to 70°C	PDIP20 300-MIL
MK4505SN-50	25ns	50ns	20MHz	0°C to 70°C	PDIP20 300-MIL

Note : PDIP = Plastic DIP.

