# DUAL J-K-MASTER-SLAVE FLIP-FLOP $\mathbf{S 5 4 1 0 7}$ <br> S54107-A,F • N74107-A,F <br> DIGITAL 54/74 TTL SERIES 

PIN CONFIGURATIONS


## SCHEMATIC (each flip-flop)



## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $\mathrm{V}_{\text {CC }}$ : S 54107 Circuits | 4.5 | 5 | 5.5 | V |
| N74107 Circuits | 4.75 | 5 | 5.25 | V |
| Operating Free-Air Temperature Range, $T_{A}$ : $\quad$ S54107 Circuits | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
| N74107 Circuits | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Normalized Fan-Out from each Output, N |  |  | 10 |  |
| Width of Clock Pulse, p(clock) | 20 |  |  | ns |
| Width of Clear Pulse, t (clear) | $25$ |  |  | ns |
| Input Setup Time, $\mathrm{t}_{\text {setup }}$ | $\geqslant$ tp (clock) |  |  |  |
| Input Hold Time, thold | 0 |  |  |  |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS* |  | MIN | TYP** | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in(1) }}$ | Input voltage required to ensure logical 1 at any input terminal | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ |  | 2 |  |  | V |
| $V_{\text {in }(0)}$ | Input voltage required to ensure logical 0 at any input terminal | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ |  |  |  | 0.8 | V |
| $V_{\text {out (1) }}$ | Logical 1 output voltage | $V_{C C}=\mathrm{MIN}$, | $\mathrm{l}_{\text {load }}=-400 \mu \mathrm{~A}$ | 2.4 | 3.5 |  | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | $V_{C C}=$ MIN, | $\mathrm{I}_{\text {sink }}=16 \mathrm{~mA}$ |  | 0.22 | 0.4 | $\checkmark$ |
| $\mathrm{I}_{\text {in }}(0)$ | Logical 0 levei input current at J or K | $V_{C C}=M A X$, | $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\mathrm{I}_{\text {in }(0)}$ | Logical 0 level input current at clear or clock | $V_{C C}=M A X$, | $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ |  |  | -3.2 | mA |
| $l_{\text {in(1) }}$ | Logical 1 level input current at J or K | $\begin{aligned} & V_{C C}=M A X, \\ & V_{C C}=M A X, \end{aligned}$ | $\begin{aligned} & V_{\text {in }}=2.4 \mathrm{~V} \\ & V_{\text {in }}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 40 | $\mu A$ $m A$ |
| $1 \mathrm{in}(1)$ | Logical 1 level input current at clear or clock | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{MAX}, \end{aligned}$ | $\begin{aligned} & V_{i n}=2.4 \mathrm{~V} \\ & V_{i n}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 80 | ${ }_{m A} A^{\prime}$ |
| ${ }^{1} \mathrm{OS}$ | Short circuit output current ${ }^{\dagger}$ | $V_{C C}=$ MAX , | $\begin{array}{ll} V_{\text {in }}=0 & \text { S54107 } \\ & \text { N74107 } \end{array}$ | $\begin{aligned} & -20 \\ & -18 \end{aligned}$ |  | $\begin{aligned} & -57 \\ & -57 \end{aligned}$ | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current | $V_{C C}=M A X$, | $V_{\text {in }}=5 \mathrm{~V}$ |  | 20 | 40 | mA |

SWITCHING CHARACTERISTICS, $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ clock | Maximum clock frequency | $C_{L}=15 p F$, | $R_{L}=400 \Omega$ | 15 | 20 |  | MHz |
| ${ }^{\text {pod }} 1$ | Propagation delay time to logical 1 level from clear to output | $C_{L}=15 p F$, | $R_{L}=400 \Omega$ |  | 16 | 25 | ns |
| ${ }^{\text {t }}$ pdO | Propagation delay time to logical 0 level from clear to output | $C_{L}=15 p F$, | $R_{L}=400 \Omega$ |  | 25 | 40 | ns |
| ${ }^{\text {tod1 }}$ | Propagation delay time to logical 1 level from clock to output | $C_{L}=15 \mathrm{pF}$, | $R_{L}=400 \Omega$ | 10 | 16 | 25 | ns |
| $\mathrm{t}_{\mathrm{pdO}}$ | Propagation delay time to logical 0 level from clock to output | $C_{L}=15 p F$, | $R_{L}=400 \Omega$ | 10 | 25 | 40 | ns |

[^0]
[^0]:    * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
    * All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\dagger$ Not more than one output should be shorted at a time.

