## RETRIGGERABLE MONOSTABLE | MULTIVIBRATOR WITH CLEAR |

N74122–A,F • S54123–B,F,W • N74123–B,F

**PIN CONFIGURATIONS** 

# N74122 S54123 N74123

### DIGITAL 54/74 TTL SERIES

54/74123 B,F,W PACKAGE

10 20 2

74122 A,F PACKAGE

4 82

<sup>†</sup>Pin assignments for these circuits are the same for all packages.

5 6 OLEAR Ö

#### DESCRIPTION

These monostables are designed to provide the system designer with complete flexibility in controlling the pulse width, either to lengthen the pulse by retriggering, or to shorten by clearing. N74122 has an internal timing resistor which allows the circuit to be operated with only an external capacitor, if so desired. Applications requiring more precise pulse widths and not requiring the clear feature can best be satisfied with N74121.

The output pulse is primarily a function of the external capacitor and resistor. For  $C_{\text{ext}}>1000\text{pF},$  the output pulse width (t\_w) is defined as:

$$t_{W} = 0.32 R_{T}C_{ext} \left(1 + \frac{0.7}{R_{T}}\right)$$

where

R<sub>T</sub> is in kΩ (either internal or external timing resistor) C<sub>ext</sub> is in pF t<sub>w</sub> is in ns

For pulse widths when  $C_{ext} \leqslant 1000 pF$  , see Figure B.

These circuits are fully compatible with most TTL or DTL families. Inputs are diode-clamped to minimize reflections due to transmission-line effects, which simplifies design. Typical power dissipation per one shot is 115 milliwatts; typical average propagation delay time to the  $\Omega$  output is 21 nanoseconds. The N74122 and N74123 are characterized for operation from 0°C to 70°C.

TRUTH TABLE (See Note A)

		N741	22							
	INP	UTS		τυο	PUTS					-
A <sub>1</sub>	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>	Q	٩			S5412	23,N74	123
н	н	×	x	L	н					
×	x	L	x	L	н		INP	UTS	ουτ	PUT
×	x		L	L	н		A	В	Q	Č
L	×	н	н	L	н		н	x	L	
L	×	† †	н	Л	ប		x	L		F
L	×	н	† 1	л	្រ			_ ↑	л	ι
x	L	н	н	L	н					г
×	L	1	н	Л	U		+			
×	L	н	1	Л	ប					
н	t	н	н	Л	្រ					
Ļ	↓ ↓	н	н	Л	11					
	н	н	н	л	U					

NOTES:

- A. H = high level (steady-state), L = low level (steady-state),  $\uparrow$  = transition from low to high level,  $\downarrow$  =
  - transition from high to low level,  $\mathcal{J} =$  one high-level pulse,  $\mathcal{L} =$  one low-level pulse, X = irrelevant (any input, including transitions).

B. NC = No internal connection.

C. To use the internal timing resistor of N74122 (10k $\Omega$  nominal), connect R  $_{int}$  to VCC.

D. An external timing capacitor may be connected between  $C_{\rm ext}$  and  $R_{\rm ext}/C_{\rm ext}$  (positive).

#### SIGNETICS DIGITAL 54/74 TTL SERIES - N74122 • S54123 • N74123

#### RECOMMENDED OPERATING CONDITIONS

		S54123	UNIT		
		MIN	NOM	MAX	
Supply Voltage V <sub>CC</sub>		4.75	5	5.25	1 v
Normalized Ean-Out from each Output N	High Logic Level			20	
Normalized Fan-Out Hom each Output, N	Low-Logic Level			10	(
Input data setup time, t <sub>setup</sub> (See Note 3)		40†			ns
Input data hold time, thold (See Note 4)		40 <sup>†</sup>			ns
Width of Clear Pulse, tw(clear)		40†			ns
External Timing Resistance		5		50	kΩ
External Capacitance		N	}		
Wiring Capacitance at Rext/Cext Terminal				50	pF
Operating Free-Air Temperature, TA		0	25	70	) °C

<sup>†</sup>These conditions are recommended for use at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.

- 2. This is the voltage between two emitters of a multiple-emitter transistor. For the N74122 circuit, this rating applies to each A input with respect to the other and to each B input with respect to the other.
- 3. Setup time for a dynamic input is the interval immediately preceding the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.
- 4. Hold time for a dynamic input is the interval immediately following the transition which constitutes the dynamic input, during
- which interval a steady-state logic level marked management of the input to ensure continued recognition of the transition.
  Ground C<sub>ext</sub> to measure V<sub>OH</sub> at Q, V<sub>OL</sub> at Q, or I<sub>OS</sub> at Q. C<sub>ext</sub> is open to measure V<sub>OH</sub> at Q, V<sub>OL</sub> at Q, or I<sub>OS</sub> at Q.
  Quiescent I<sub>CC</sub> is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs open. C<sub>ext</sub> = 0.02µF, and R<sub>ext</sub> = 25kΩ. R<sub>int</sub> of S54122/N74122 is open.
  I<sub>CC</sub> is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs open.
- $C_{ext} = 0.02 \mu F$ , and  $R_{ext} = 25 k \Omega$ .  $R_{int}$  of S54122/N74122 is open.

#### ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

PARAMETER			TEST CONDITIONS*		MIN	TYP**	MAX	UNIT	
VIH VII	High-level input voltage Low-level input voltage			*	2		0.8	V V	
V <sub>1</sub>	Input clamp voltage		$V_{CC} = MIN,$	l <sub>l</sub> = -12mA			-1.5	v	
VOH	High-level output voltage		V <sub>CC</sub> = MIN, See Note 5	$I_{OH} = -800\mu A$	2.4			v	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN, See Note 5	I <sub>OL</sub> = 16mA,		0.22	0.4	v	
I <sub>I</sub>	Input current at maximur input voltage	n	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5V			1	mA	
Чн	High-level input current	data inputs clear input	V <sub>CC</sub> = MAX,	VI = 2.4V			40 80	μA	
hι	Low-level input current	data inputs clear input	V <sub>CC</sub> = MAX,	V∣ = 0.4V			-1.6 -3.2	mA	
los	Short-circuit output curre	ent†	V <sub>CC</sub> = MAX,	See Note 5	-10		-40	mA	
lcc	Supply current (quiescent	t or triggered)	$V_{CC} = MAX,$ See Notes 6 and 7	N74122 N74123		23 46	28 66	mA	

#### SWITCHING CHARACTERISTICS, $V_{CC} = 5V$ , $T_A = 25^{\circ}C$ , N = 10

	PARAMETER	TEST CONDITI	ONS	MIN	ΤΥΡ	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to- high-level Q output, from either A input				22	33	ns
<sup>t</sup> PLH	Propagation delay time, low-to- high-level Q output, from either B input				19	28	ns
<sup>t</sup> PHL	Propagation delay time, high-to- low-level Q output, from either A input	C <sub>ext</sub> = 0, R <sub>e</sub>	ext = 5kΩ, = 400Ω.		30	40	ns
<sup>t</sup> ₽HL	Propagation delay time, high-to- low-level $\overline{\Omega}$ output, from either B input			- " <u>1</u> "	27	36	ns
<sup>t</sup> PHL	Propagation delay time, high-to- Iow-level Q output, from clear input				18	27	ns
<sup>t</sup> PLH	Propagation delay time, low-to- high-level Q output, from clear input				30	40	ns
<sup>t</sup> w(min)	Minimum width of Q output pulse				45	65	ns
tw	Width of Q output pulse	C <sub>ext</sub> = 1000pF, R <sub>é</sub> C <sub>L</sub> = 15pF, R <sub>l</sub>	ext = 10kΩ _ = 400Ω	3.08	3.42	3.76	μs

\* For conditions shown as MIN or MAX, use the value specified under recommended operating conditions for the applicable device type.

- \*\* All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .
- † Not more than one output should be shorted at a time.

#### DESCRIPTION

These monolithic TTL retriggerable monostable multivibrators feature dc triggering from gated low-level-active (A) and high-levelactive (B) inputs, and also provide overriding direct clear inputs. Complementary outputs are provided. A full fan-out to 10 normalized Series 54/74 loads is available from each of the outputs at the low logic level, and in the high-level state, a fan-out of 20 is available. The retrigger capability simplifies the generation of output pulses of extremely long duration. By triggering the input before the output pulse is terminated, the output pulse may be extended. The overriding clear capability permits any output pulse to be terminated at a predetermined time independently of the timing components R and C.

Figure A illustrates triggering the one-shot with the high-level-active (B) inputs.

#### **TYPICAL CHARACTERISTICS (Figure B)**



#### TYPICAL INPUT/OUTPUT PULSES (Figure A)



