DIGITAL 54/74 TTL SERIES
PIN CONFIGURATION


LOGIC DIAGRAM


PIN (TE) - VCc. PIN (A) - OND

RECOMMENDED OPERATING CONDITIONS

|  | 54175 |  |  | 74175 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply voltage, VCC | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Normalized fan-out from High Logic each output, $N$ Level |  |  | 20 |  |  | 20 |  |
| Low Logic Level |  |  | 10 |  |  | 10 |  |
| Input clock frequency, $\mathbf{f}_{\text {clock }}$ | 0 |  | 25 | 0 |  | 25 | MHz |
| Width of clock or clear pulse, tw (See Figure 1) | 20 |  |  | 20 |  |  | ns |
| Data setup time, $t_{\text {setup }}$ (See Figure 1) | 20 |  |  | 20 |  |  | ns |
| Hold time thold (See Figure 1) | 0 |  |  | 0 |  |  | ns |
| Operating free-air temperature, $\mathrm{T}_{\mathbf{A}}$ | -55 | 25 | 125 | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Clear release setup, $t_{\text {release }}$ (See Figure 1) | 25 |  |  | 25 |  |  | ns |

ELECTRICAL CHARACTERISTICS (over operating free-air temperature range unless otherwise noted)

$\S \quad$ Not more than one output should be started at a time.
NOTE 1: With all outputs open and 4.5V applied to all data and clear inputs, ICC is messured after a momentary ground, then 4.5 V , is applied to clock.

SWITCHING CHARACTERISTICS, $\mathbf{V C C}_{\mathbf{C}}=\mathbf{5} \mathbf{V}, \mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{C}, \mathbf{N}=\mathbf{1 0}$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime}$ max | Maximum input clock frequency |  |  | 25 | 35 |  | MHz |
| ${ }^{\text {tPHL }}$ | Propagation delay time, high-to-low-level output Q from clear | $C_{L}=15 \mathrm{pF}$ | $R_{L}=400$ |  | 23 | 35 | ns |
| tPLH | Propagation delay time low-to-high-level output Q from clear (54175, 74175) |  |  |  | 16 | 25 | ns |
| tPHL | Propagation delay time, high-to-low-level output from clock |  |  |  | 21 | 30 | ns |
| tPLH | Propagation delay time, low-to-high-level output from clock |  |  |  | 20 | 30 | ns |

SWITCHING TIMES

QUADRUPLE D-TYPE EDGE-TRIGGERED FLIP-FLOPS


NOTES: A. The input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}} \leqslant 10 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leqslant 10 \mathrm{~ns}, \mathrm{PRR} \leqslant 1 \mathrm{MHz}$, duty cycle $\leqslant 50 \%, \mathbf{Z}_{\text {out }}=50 \Omega$. Vary PRR to measure $f_{\text {max }}$.

Figure 1

