## DESCRIPTION

The 54181 and 74181 are high-speed arithmetic logic units (ALU)/ function generators which have a complexity of 75 equivalent gates on a monolithic chip. This circuit performs 16 binary arithmetic operations on two 4-bit words as shown in the function table. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a lowlevel voltage to the mode control input (M). A full carry look-ahead scheme is made available in the 54181/74181 for fast, simultaneous carry generation with a group carry propagate (P) and carry generate (G) for the 4 bits in the package. When used in conjunction with the 54182 or 74182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. For example, the typical addition time for the $54181 / 74181$ is 24 nanoseconds for 4 bits. When expanding to 16-bit addition with the 54182/74182, only 13 nanoseconds, further delay is added so that the total addition time is 35 nanoseconds, or 2.2 nanoseconds per bit. One 54182/74182 is needed for every 16 bits (four 54181/74181 circuits).

If high speed is not of importance, a ripple-carry input $\left(C_{n}\right)$ and a ripple-carry output ( $C_{n+4}$ ) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry. The typical delay for the ripple carry is 12 nanoseconds for four bits, addition of two 8-bit words is accomplished typically in $\mathbf{3 6}$ nanoseconds when employing the ripple carry.

The 54181/74181 will accommodate active-high or active-low data if the pin-designations are reinterpreted as follows:

## DIGITAL 54/74 TTL SERIES

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (SO, S1, S2, S3) with the mode control input $(M)$ at a high level to disable the internal carry. The 16 logic functions are detailed in the function table and include exclusiveOR, NAND, AND, NOR and OR functions.

The $54181 / 74181$ is designed with a Darlington output configuration $(54 \mathrm{H} / 74 \mathrm{H}$ type) to reduce the high-logic-level output impedance and thereby improve the turn-off propagation delay time. All outputs are rated at a normalized fan-out of ten at the low logic level and increased to a fan-out of 20 at the high logic level. The increased high-logic-level fan-out allows the system designer more freedom in tying unused inputs to driven inputs.

## PIN CONFIGURATION



| PIN NUMBER | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{2 3}$ | $\mathbf{2 2}$ | $\mathbf{2 1}$ | $\mathbf{2 0}$ | $\mathbf{1 9}$ | $\mathbf{1 8}$ | $\mathbf{9}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ | $\mathbf{1 3}$ | $\mathbf{7}$ | $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 7}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active-high data | $\mathrm{A}_{0}$ | $\mathrm{~B}_{0}$ | $\mathrm{~A}_{1}$ | $\mathrm{~B}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~B}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~B}_{3}$ | $\mathrm{~F}_{0}$ | $\mathrm{~F}_{1}$ | $\mathrm{~F}_{2}$ | $\mathrm{~F}_{3}$ | $\overline{\mathrm{C}_{n}}$ | $\overline{\mathrm{C}_{n+4}}$ | X | Y |
| Active-low data | $\overline{A_{0}}$ | $\overline{\mathrm{~B}_{0}}$ | $\overline{\mathrm{~A}_{1}}$ | $\overline{\mathrm{~B}_{1}}$ | $\overline{\mathrm{~A}_{2}}$ | $\overline{B_{2}}$ | $\overline{A_{3}}$ | $\overline{B_{3}}$ | $\overline{F_{0}}$ | $\overline{F_{1}}$ | $\overline{F_{2}}$ | $\overline{F_{3}}$ | $\mathrm{C}_{n}$ | $\mathrm{C}_{n+4}$ | $\overline{\mathrm{P}}$ | $\overline{\mathrm{G}}$ |

Subtraction is accomplished by 1's complement addition where the 1 's complement of the subtrahend is generated internally. The resultant output is $A-B-1$ which requires an end-around or forced carry to provide $\mathbf{A}-\mathbf{B}$.

The 54181/74181 can also be utilized as a comparator. The $A=B$ output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the $A$ and $B$ inputs, it will assume a high-leval state to indicate equality ( $A=B$ ). The $54181 / 74181$ should be in the subtract mode when performing this comparison. The $A=B$ output is opencollector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract modeby placing the control lines at LHHL.

The 54181 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; the 74181 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

TRUTH TABLE FOR COMPARATOR APPLICATIQN

|  | Input $\mathrm{C}_{\mathrm{n}}$ | Output $\mathrm{C}_{\boldsymbol{n}+4}$ | Indieates |
| :---: | :---: | :---: | :---: |
| Active-high Data | H | H | A<B |
|  | L | H | $\mathrm{A}<\mathrm{B}$ |
|  | ${ }^{+}$ | L | $A>B$ |
|  | $L$ | L | $A>B$ |
| Active-low Data | 1 | L | A $<8$ |
|  | H | L | A $<8$ |
|  | L | H | $A \geqslant 0$ |
|  | H | H | Aこ日 |

FUNCTION TABLES

| $\begin{aligned} & \text { SELECTION } \\ & S_{3} S_{2} S_{1} S_{0} \end{aligned}$ | ACTIVE. High data |  |  |
| :---: | :---: | :---: | :---: |
|  | M | M-L:AAITHM | TIC OPERATIONS |
|  | LOGIC FUNCTIONS | $\begin{gathered} c_{n}=0 \\ \overline{C_{n}}=1-H \end{gathered}$ | $\begin{gathered} C_{n}=1 \\ C_{n}=0-L \end{gathered}$ |
| LLLL | $F=\bar{A}$ | $F=A$ | F=APLUS 1 |
| LLLL | $F=\overline{A+B}$ | $F=A+B$ | $F=(A+B \mid P L U S$ 1 |
| L L HL | $F-\bar{A}_{B}$ | $F=A+\bar{B}$ | $\mathbf{F}=(\mathbf{A}+\overline{\mathrm{B}}) \mathrm{PLUS} 1$ |
| LLHH | F-0 | $F=$ MINUS 1 (2's COMPL) | F-2ERO |
| LHLL | $F=\overline{A B}$ | $F=A P L U S A \vec{B}$ | $F=A P L U S A \bar{B}$ PLUS 1 |
| LHLH | $F=\bar{B}$ | $\mathrm{F}=(\mathrm{A}+\mathrm{B}) \mathrm{PLUS} \mathrm{A} \overline{\mathrm{B}}$ | $F=(A+B) P$ PLUS $A$ Bl PLUS 1 |
| LHHL | $F=A \subset B$ | F-AMINUS BMINUS I | $F=A$ MINUS $B$ |
| LHHH. | $F=A \bar{B}$ | F = AEMINUS ${ }^{\text {I }}$ | F-AE |
| HLLL | $F=A+B$ | F-APLUSAB | F-A PLUS AB PLUS 1 |
| HLLH | $F=A \oplus B$ | F-A PLUS B | F-A PLUS BPLUS 1 |
| HL HL | $F=B$ | $F=(A+B) P$ PLUS $A B$ |  |
| HLHH | F-AB | $F=A B M I N U S 1$ | F. AB |
| Helil | $F=1$ | $F=A P L U S A$ | F=APLUSAPLUS 1 |
| HHLH | $F=A+\bar{B}$ | $F=(A+B) P$ LUS $A$ | $F=(A+\bar{B}) P$ PLUS A PLUS 1 |
| HHHL | $F=A+B$ | $F=\|A+\overline{\mathbf{B}}\| P \mathrm{PLUS} A$ | $F=(A+B) P$ LUS A PLUS 1 |
| HHHH | $F=A$ | $F=A$ MINUS 1 | $F=A$ |


| selection$s_{3} s_{2} s_{1} s_{0}$ | ACTIVELOW DATA |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{M}=\mathrm{H}$ | $\mathrm{M}=\mathrm{L}$ : ARITM | TIC OPE RATIONS |
|  | LOOIC FUNCTIONS | $\begin{gathered} c_{n}=0 \\ c_{n}=0-L \end{gathered}$ | $\begin{aligned} C_{n} & =1 \\ C_{n} & =1=H \end{aligned}$ |
| LLLL | F = $\overline{\bar{A}}$ | $F=A$ MINUS 1 | F-A |
| LLLH | $F=\overline{A B}$ | $F=A B$ MINUS 1 | $F=A B$ |
| LLHL | $F=\bar{A}+B$ | F=A日̄ MINUS I | $F=A \bar{B}$ |
| LLHH | F-1 | F-MINUS 1 (2's COMP) | F-2ERO |
| LHLL | $F=\overline{A+B}$ | F-A PlUS $\|\mathbf{A}+\overline{\text { E }}\|$ | F=APLUS ( $\mathbf{A}+\overline{\mathbf{B}}) \mathrm{PLUS}$; |
| LHLH | $F=-$ | $F=A B P L U S(A+\bar{B})$ | $F \cdot A B P L U S(A+\bar{B}) P L U S)$ |
| LHHL | $F=A \oplus B$ | F-A MINUS B MINUS 1 | F-A Minus i |
| LHHH | $F=A+\bar{B}$ | $F=A+\bar{B}$ | F- ( $A+$ - $)_{\text {PL }}$ PL 1 |
| HLLL | $F=\bar{A} B$ | $F=A$ PLUS ( $A$ * B) |  |
| HLL H | $F=A(4)$ | F-APLUS ${ }^{\text {e }}$ | F.APLUSEPLUS 1 |
| HLHL | $F=B$ | $F=A B P$ PLUS $(A+B)$ | $F=A \bar{D} P$ PLUS $\|A+B\| P L U S$, |
| HLHH | $F=A+B$ | $F=A+B$ | $F=(A+B) P$ LUS 1 |
| HHLL | F-0 | F-A PLUSA | F-APLUSAPLUS, |
| HHLH | $F=A \bar{B}$ | F-ABPLUS $A$ | F=ABPLUSA PLUS 1 |
| HHNL | F = $\mathbf{A B}$ | $F=A E T P L U S A$ | F-AETPLUS A PLUS 1 |
| HHNH | $F=A$ | $F=A$ | F-APLUS 1 |

LOGIC DIAGRAM

recommended operating characteristics

|  | 554181 |  |  | N74181 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| Supply Voltage $\mathrm{V}_{\text {CC }}$ | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Normalized Fan-Out from each Output, N: High logic level |  |  | 20 |  |  | 20 |  |
| Low logic level |  |  | 10 |  |  | 10 |  |
| Operating Free-Air Temperature Range, $\boldsymbol{T}_{\mathbf{A}}$ | -55 | 25 | 125 | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)


SWITCHING CHARACTERISTICS, $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10\left(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=400 \Omega\right)$

| PARAMETER ${ }^{\text {® }}$ | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & { }^{\text {PLLH }} \end{aligned}$ | $C_{n}$ | $C_{n+4}$ |  |  | 12 13 | $\begin{aligned} & 18 \\ & 19 \end{aligned}$ | ns |
| $\begin{aligned} & \text { t}^{\prime} \text { PLH } \\ & \text { t}^{\prime} \text { PHL } \end{aligned}$ | $\mathrm{C}_{\boldsymbol{n}}$ | Any F | $M=O V$ <br> (SUM or DIFF mode) |  | $\begin{aligned} & 13 \\ & 12 \end{aligned}$ | $\begin{aligned} & 19 \\ & 18 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & { }^{\text {tPHL }} \end{aligned}$ | Any A or B | G | $\begin{aligned} & M=O V, S O=S 3=4.5 \mathrm{~V}, \\ & S 1=S 2=O V(S U M \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 19 \\ & 19 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{\text {t}} \mathrm{PLLH} \\ & { }^{\mathrm{t} P \mathrm{PHL}} \end{aligned}$ | Any A or B | G | $\begin{aligned} & M=O V, S O=S 3=0 V \\ & S 1=S 2=4.5 V(D I F F \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{t^{\prime} \mathrm{PLH}} \\ & \mathrm{t}^{\mathrm{PH}} \end{aligned}$ | Any A or B | P | $\begin{aligned} & M=0 V, S 0=S 3=4.5 \mathrm{~V} \\ & S 1=S 2=0 \mathrm{~V}(S U M \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 13 \\ & 17 \end{aligned}$ | $\begin{aligned} & 19 \\ & 25 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & { }^{{ }^{P} \text { PLH }} \\ & { }^{{ }^{2} \mathrm{PHL}} \end{aligned}$ | Any A or B | P | $\begin{aligned} & M=O V, S O=S 3=O V, \\ & S 1=S 2=4.5 V(D I F F \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{t} \mathrm{PLH} \\ & { }^{\mathrm{t} P \mathrm{PHL}} \end{aligned}$ | Any A or B | Any F | $\begin{aligned} & M=0 \mathrm{~V}, \mathrm{SO}=\mathrm{S} 3=4.5 \mathrm{~V} \\ & S 1=S 2=0 \mathrm{~V}(S U M \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 28 \\ & 21 \end{aligned}$ | $\begin{aligned} & 42 \\ & 32 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{\text {t}} \mathrm{PLH} \\ & { }^{t} \mathrm{PHL} \end{aligned}$ | Any A or B | Any F | $\begin{aligned} & M=O V, S 0=S 3=O V \\ & S 1=S 2=4.5 V(D I F F \text { mode }) \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 23 \end{aligned}$ | $\begin{aligned} & 48 \\ & 34 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{{ }^{\text {PLH }}} \end{aligned}$ | Any A or B | Any F | $\mathrm{M}=4.5 \mathrm{~V}$ (logic mode ) |  | $\begin{aligned} & 32 \\ & 23 \end{aligned}$ | $\begin{aligned} & 48 \\ & 34 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & { }^{\mathrm{t}} \mathrm{PHL} \end{aligned}$ | Any A or B | $\mathbf{A}=\mathbf{B}$ | $\begin{aligned} & M=O V, S O=S 3=O V \\ & S 1=S 2=4.5 V(D I F F \text { mode }) \end{aligned}$ |  | 35 <br> 32 | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | ns |

- For conditions shown as MIN or MAX, use the eppropriate value specified under recommended operating conditions for the applicable device type.
- All typical values are at $V_{C C}=5 V, T_{A}=25^{\circ} \mathrm{C}$.

If $\mathrm{t}_{\mathrm{PLH}}=$ propagation delay time, low-to-high-level output tpHL $=$ propagation on delay time, high-to-low-level output
§ Not more than one output should be shorted at a time


