

4-BIT BIDIRECTIONAL UNIVERSAL | S54194 SHIFT REGISTERS

\$54194-B,F,W • N74194-B,F

N74194

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:


	MODE CONTROL		
	S1	SO	
Parallel (Broadside) Load	Н	н	
Shift Right (In the direction Q toward QD)	L	н	
Shift Left (In the direction QD toward QA)	H	L	
Inhibit Clock (Hold)	L L	L	

In the parallel-load mode, data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Clocking of the flip-flops is inhibited when both modecontrol inputs are low. The mode controls should be changed only while the clock input is high.


These 4-bit shift registers are compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 36 megahertz and power dissipation is typically 195mW.

The S54194 is characterized for operation over the full military temperature range of -55°C to 125°C; the N74194 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATIONS



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		\$54194		N74194				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC}		4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: High logic level		ŀ		20	1		20	
	Low logic level	1	ļ	10	l l		10	
Input Clock Frequence	Y, felock	0	,	25	0	-	25	MHz
Width of Clock or Clea	ar Pulse, t _w ,	20			20			ns
Setup Time, t _{setup} :	Mode control	30			30			ns
55,25	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25	İ		ns
Hold Time at any Inpu	^{it, t} hold	0			0			ns
Operating Free-Air Ter	mperature, T _A	-55		125	0		70	°c

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*			MIN	TYP**	MAX	UNIT
VIH	High-level input voltage		····		2			V
VIL	Low-level input voltage						8.0	v
4	Input clamp voltage	V _{CC} = MIN,	I _I = -12mA				-1.5	V
v _{он}	High-level output voltage	V _{CC} = MIN, V _{II} = 0.8V,	V _{IH} = 2V, I _{OH} = -800μA		2.4			v
v _{OL}	Low-level output voltage	V _{CC} = MIN, V _{II} = 0.8V,	V _{IH} = 2V, I _{OI} = 16mA				0.4	v
l ₁	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5V				1	mA
ін Ін	High-level input current	V _{CC} = MAX,	V ₁ = 2.4V				40	μΑ
IIL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4V				-1.6	mA
los	Short-circuit output current †	V _{CC} = MAX		S54194 N74194	-20 -18		-57 -57	mA
^I cc	Supply current	V _{CC} = MAX,	See Note 2			39	63	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		1	TEST CONDITIONS			MAX	UNIT
f _{max}	Maximum input clock frequency			25	36		MHz
	Propagation delay time, high-to-	C = 1505	R ₁ = 400Ω		19	30	ns
^t PHL	PHL low-level output from clear	C _L = 15pF,	H 40011		19	30	113
	Propagation delay time, low-to-					00	
^t PLH	high-level output from clock			7	14	22	ns
	Propagation delay time, high-to-						
^t PHL	low-level output from clock			7	17	26	ns

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{**} All typical values are at V_{CC} = 5V, T_A = 25°C.

Not more than one output should be shorted at a time.