# 4-BIT BIDIRECTIONAL UNIVERSAL | \$54194 SHIFT REGISTERS

N74194

S54194-B,F,W • N74194-B, F

# DIGITAL 54/74 TTL SERIES

#### DESCRIPTION

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:


	MODE CONTROL		
	S1	S0	
Parallel (Broadside) Load	Н	н	
Shift Right (In the direction $Q_A$ toward $Q_D$ )	L	н	
Shift Left (In the direction $Q_D$ toward $Q_A$ )	Н	L	
Inhibit Clock (Hold)	\ L	L	

In the parallel-load mode, data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input. Clocking of the flip-flops is inhibited when both modecontrol inputs are low. The mode controls should be changed only while the clock input is high.


These 4-bit shift registers are compatible with most other TTL and DTL logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 36 megahertz and power dissipation is typically 195mW.

The S54194 is characterized for operation over the full military temperature range of -55°C to 125°C; the N74194 is characterized for operation from 0°C to 70°C.

#### PIN CONFIGURATIONS



## **LOGIC DIAGRAM**



### SIGNETICS DIGITAL 54/74 TTL SERIES - S54194 ● N74194

#### RECOMMENDED OPERATING CONDITIONS

	\$54194			N74194			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out from each Output, N: High logic level			20	İ		20	
Low logic level			10	1		10	
Input Clock Frequency, fclock	0		25	0		25	MHz
Width of Clock or Clear Pulse, two	20			20			ns
Setup Time, t <sub>setup</sub> : Mode control	30			30			ns
Serial and parallel data	20			20			ns
Clear inactive-state	25			25			ns
Hold Time at any Input, thold	0	i		0			ns
Operating Free-Air Temperature, TA	-55		125	0		70	°C

## ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS*			MIN	TYP**	MAX	UNIT
V <sub>IH</sub>	High-level input voltage			•	2			V
VIL	Low-level input voltage						0.8	V
I <sub>I</sub>	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12mA				-1.5	V
V	VOL High-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2V,		2.4			V
VOH High-level output voltage		$V_{IL} = 0.8V$ , $I_{OH} = -80$	ι <sub>OH</sub> = -800μΑ					·
Voi Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2V,				0.4	l v	
VOL	OL COM-level output voltage	$V_{IL} = 0.8V$ ,	1 <sub>OL</sub> = 16mA				•	Ì
f <sub>f</sub>	Input current at maximum input voltage	$V_{CC} = MAX$	V <sub>1</sub> = 5.5V				1	mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.4V$				40	μΑ
կլ	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4V				-1.6	mA
I <sub>OS</sub> Short-circuit output current †	Short circuit output current t	V <sub>CC</sub> = MAX		S54194	-20		-57	mA
	Short-circuit output current	ACC - MAY		N74194	-18		-57	"IA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 2			39	63	mA

# SWITCHING CHARACTERISTICS, $V_{CC} = 5V$ , $T_A = 25^{\circ}C$ , N = 10

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum input clock frequency		25	36	···········	MHz
Propagation delay time, high-to-	0 45 5 0 4000		40	20	
low-level output from clear	C <sub>L</sub> = 15pF, R <sub>L</sub> = 400\$2		19	30	ns
Propagation delay time, low-to-		-	4.4	00	
high-level output from clock		'	14	22	ns
Propagation delay time, high-to-		-	4.7	00	
low-level output from clock		'	17	26	ns
	Maximum input clock frequency Propagation delay time, high-to- low-level output from clear Propagation delay time, low-to- high-level output from clock Propagation delay time, high-to-	Maximum input clock frequency  Propagation delay time, high-to- low-level output from clear  Propagation delay time, low-to- high-level output from clock  Propagation delay time, high-to-	Maximum input clock frequency  Propagation delay time, high-to- low-level output from clear  Propagation delay time, low-to- high-level output from clock  Propagation delay time, high-to-  7	Maximum input clock frequency  Propagation delay time, high-to- low-level output from clear  Propagation delay time, low-to- high-level output from clock  Propagation delay time, high-to-  25 36  19  17	Maximum input clock frequency  Propagation delay time, high-to- low-level output from clear  Propagation delay time, low-to- high-level output from clock  Propagation delay time, high-to-  25 36  19 30  7 14 22  7 17 26

<sup>•</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\* All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

† Not more than one output should be shorted at a time.