## PIN CONFIGURATIONS



## TRUTH TABLE

| INPUTS at $t_{n}$ |  | OUTPUT $t_{n+1}$ | NOTES: <br> A. $t_{n}=$ bit time before |
| :---: | :---: | :---: | :---: |
| J | K | $\mathbf{O}_{\mathbf{A}}$ |  |
| L | H | $\mathrm{O}_{\text {An }}$ |  |
| L |  | L | B. $\mathrm{t}_{\mathrm{n}+1}=$ bit time after |
| H | H | H | clock pulse |
| H | L | $\overline{\mathrm{Q}}_{\text {An }}$ | H high level, L = low level | ow leve

## DESCRIPTION

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and'input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW .

These synchronous 8 -bit registers feature parallel inputs, paraliel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

> Parallel (Broadside) Load
> Shift (In the direction $\mathrm{Q}_{\mathrm{A}}$ toward $\mathrm{Q}_{\mathrm{H}}$ )
> Inhibit Clock (Do nothing)

Parallel loading is accomplished by applying the 8 bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J-K inputs. See the J-K inputs truth table for states required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.

These shift registers contain the equivalent of 79 TTL gates Average power dissipation per gate is typically 4.55 mW .

## LOGIC DIAGRAM



RECOMMENDED OPERATANG CONDITIONS


ELECTRICAL CHARACTERISTICS(over recommended operating free-air temperature range unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS* |  | S54199 |  |  |  | 4199 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP* | MAX | MIN | TYP: | MAX |  |
| $V_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 |  |  | 0.8 | $v$ |
| $V_{1}$ | Input clamp voltage | $V_{C C}=M A X$, | $I_{1}=-12 m A$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & V_{C C}=M I N . \\ & V_{I L}=0.8 V \end{aligned}$ | $\begin{aligned} & V_{I H}=2 V \\ & I_{O H}=-800 \mu \mathrm{~A} \end{aligned}$ | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\begin{aligned} & V_{C C}=M I N, \\ & V_{I L}=0.8 V, \end{aligned}$ | $\begin{aligned} & V_{I H}=2 V \\ & I_{O L}=16 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 |  |  | 0.4 | V |
| 11 | Input current at maximum input voltage | $V_{C C}=M A X$, | $V_{1}=5.5 \mathrm{~V}$ |  |  | 1 |  |  | 1 | mA |
| $\mathrm{I}_{\mathbf{I H}}$ | High-level input current | $V_{C C}=M A X$, | $V_{1}=2.4 \mathrm{~V}$ |  |  | 40 |  |  | 40 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $V_{C C}=M A X$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -1.6 |  |  | -1.6 | mA |
| ${ }^{\prime} \mathrm{OS}$ | Short-circuit output current ${ }^{\dagger}$ | $V_{C C}=M A X$ |  | -20 |  | -57 | -18 |  | -57 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current | $V_{C C}=M A X$, | Table Below |  | 72 | 104 |  | 72 | 116 | mA |

SWITCHING CHARACTERISTICS, $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathbf{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10$

| PARAMETER |  | TEST CONDITIONS |  | MIN <br> 25 | TYP <br> 35 | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{f_{\text {max }}}$ | Maximum input count frequency | $C_{L}=15 p F, \quad R_{L}=400 \Omega$ |  |  |  |  | MHz |
| ${ }^{\text {tPHL }}$ | Propagation delay time, high-to-low-level output from clear |  |  |  | 23 | 35 | ns |
| ${ }^{\text {t PHL }}$ | Propagation delay time, high-to-low-level output from clock |  |  | 8 | 20 | 30 | ns |
| ${ }^{\text {PLLH }}$ | Propagation delay time, low-to-high-level output from clock |  |  | 8 | 17 | 26 | ns |

- For conditions shown as MIN or MAX, use the appropriate value speclfled under recommended operating conditions for the applicable device type.
- All typical values are at $V_{C C}=5 V, T_{A}=25^{\circ} \mathrm{C}$.
${ }^{\dagger}$ Not more than one output should be shorted at a time.
TEST CONDITIONS FOR ICC (all outputs are open)

| TYPE | APPLY 4.5V | FIRST GROUND, <br> THEN APPLY 4.5V | GROUND |
| :---: | :---: | :---: | :---: |
| S54199, N74199 | J, $\bar{K}$, Inputs A thru H | Clock | Clock Inhibit, Clear, Shift/Load |

LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS


LOAD CIRCUIT FOR
BI-STATE
TOTEM-POLE OUTPUTS


LOAD CIRCUIT FOR TRI-STATE OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance. B. All diodes are 1 N3064.

TYPICAL AC WAVEFORMS

VOLTAGE WAVEFORMS
PULSE WIDTHS

## VOLTAGE WAVEFORMS

 SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, TRI-STATE OUTPUTS


NOTES
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily
E. All input pulses are supplied by generators having the following characteristics: $t_{r} \leqslant 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leqslant 2.5 \mathrm{~ns}, \mathrm{PRR} \leqslant 1 \mathrm{MHz}$, and $z_{\text {out }} \approx 50 \Omega$.

