

J-K FLIP-FLOP | S5470 S5470-A,F,W • N7470-A,F N7470

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



POS

Low input to clear sets Q to logical 0 Preset or clear function can occur only when clock input is low.

SCHEMATIC DIAGRAM



DESCRIPTION

The S5470/N7470 is a monolithic, edge-triggered J-K flip-flop featuring gated inputs, direct clear and preset inputs, and complementary Q and $\overline{\mathbf{Q}}$ outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse; and after the clock input threshold voltage has been passed, the gated inputs are locked out.

The S5470/N7470 flip-flop is ideally suited for medium- and high-speed applications, and can be used for a significant saving in system power dissipation and package count where input gating is required.

TRUTH TABLE

LOGIC

Kn

0

0

1

1

0

Jn

0

1

0

1	1	ān	1	1
J = J ₁	J2 J*	K = K ₁	к ₂ к*	
n is ti	ime prio	r to clock		
n+1 i	s time f	ollowing cl	ock	
t Bio	th outpu	uts in O sta	te	
	LOGIC			

Low input to preset sets Q to logical 1

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S5470 Circuits	4.5	5	5.5	V
N7470 Circuits	4.75	5	5.25	l v
Operating Free-Air Temperature Range, T_{Δ} : S5470 Circuits	-65	25	125	°C
N7470 Circuits	0	25	70	°C
Normalized Fanout from each Output, N			10	
Clock Pulse Transition Time to Logical 1 Level, t1 (clock)	5		150	ns
Width of Clock Pulse, tn (clock)	20			ns
Width of Preset Pulse, to preset	25			ns
Width of Clear Pulse, tp(clear)	25			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	т	EST CONDITIONS*		MIN	TYP**	мах	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN	V _{CC} = MIN		2			v
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN					0.8	v
Vout(1)	Logical 1 output voltage	V _{CC} = MIN,	load = -400µA		2.4	3.5		v
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA			0.22	0.4	l v
[†] in(0)	Logical O level input current at J1, J2, J*, K1, K2, K*, or clock	V _{CC} = MAX,	V _{in} = 0.4V				-1.6	mA
¹ in(0)	Logical O level input current at preset or clear	V _{CC} = MAX,	V _{in} = 0.4V		1		-3.2	mA
¹ in(1)	Logical 1 level input current at J1, J2, J*, K1, K2, K*, or clock	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V				40 1	μA mA
lin(1)	Logical 1 level input current at preset or clear	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V				80 1	μA mA
IOS	Short circuit output current [†]	V _{CC} = MAX,	V _{in} = 0	S5470 N7470	-20 -18		-75 -75	mA
ICC	Supply current	V _{CC} = MAX,	V _{in} = 5V			13	26	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

	PARAMETER	1	FEST CONDITIONS	MIN	түр	MAX	UNIT
f _{clock}	Maximum clock frequency	C _L = 15pF,	R _L = 400Ω	15	35		MHz
^t setup	Minimum Input Setup time	CL = 15pF,	R _L = 400Ω		10	20	ns
^t hold	Minimum input hold time	C _L = 15pF,	RL = 400Ω		0	5	ns
^t pd1	Propagation delay time to logical 1 level from clear or preset to output	С _L = 15рF,	RL = 400Ω			50	ns
^t pd0	Propagation delay time to logical 0 level from clear or preset to output	С _L = 15pF,	RL = 400Ω			50	ns
^t pd 1	Propagation delay time to logical 1 level from clock to output	С _L = 15рF,	R _L = 400Ω	10	27	50	ns
^t pd0	Propagation delay time to logical 0 level from clock to output	С _L = 15рF,	R _L = 400Ω	10	18	50	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. † Not more than one output should be shorted at a time.