

QUADRUPLE BISTABLE LATCH | \$5475

S5475 N7475

\$5475-B ● N7475-B

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5475B/N7475B is a monolithic, quadruple, bistable latch with complementary Q and \overline{Q} outputs. Information present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.

This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units.


TRUTH TABLE




OTEC.

- 1. t_n = bit time before clock pulse.
- 2. t_{n+1} = bit time after clock pulse
- These voltages are with respect to network ground terminal.

PIN CONFIGURATIONS



SCHEMATIC (each latch)



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
pply Voltage V _{CC} (See Note 3): S5475 Circuits	4.5	5	5.5	V
N7475 Circuits	4.75	5	5.25	/ v
Normalized Fan-Out from Outputs			10	
Operating Free-Air Temperature Range, T _A : S5475 Circuits	-55	25	125	°c
N7475 Circuits	o	25	70	°c

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	1	EST CONDITIONS*	MIN	TYP** MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 level at any input terminal	V _{CC} = MIN	·•	2		v
V _{in(0)}	Input voltage required to ensure logical O level at any input terminal	V _{CC} = MIN			0.8	V
$V_{out(1)}$	Logical 1 output voltage	V _{CC} = MIN,	$I_{load} = -400\mu A$	2.4		V
$V_{out(0)}$	Logical 0 output voltage	V _{CC} = MIN,	I _{sink} = 16mA		0.4	V

ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
lin(0)	Logical 0 level input current at D	V _{CC} = MAX,	V _{in} = 0.4V			-3.2	mA
lin(0)	Logical 0 level input current at clock	V _{CC} = MAX,				-6.4	mA
lin(1)	Logical 1 level input current at D	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			80 1	μA mA
lin(1)	Logical 1 level input current at clock	V _{CC} = MAX V _{CC} = MAX	V _{in} = 2.4V V _{in} = 5.5V			160 1	μA mA
los	Short circuit output current [†]	V _{CC} = MAX, V _{out} = 0	S5475 N7475	-20 -18		-75 -75	m/
^l cc	Supply current	VCC = MAX,	S5475 N7475		32 32	46 53	m/ m/

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

ï	PARAMETER	1	EST CONDITIONS NOTE A	MIN	TYP	MAX	רואט
t _{setup1}	Minimum logical 1 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		7	20	ns
^t setup0	Minimum logical 0 level input setup time at D input	C _L = 15pF,	R _L = 400Ω		14	20	ns
^t hold1	Maximum logical 1 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	15¶		ns
^t hold0	Maximum logical 0 level input hold time required at D input	C _L = 15pF,	R _L = 400Ω	0	6¶		ns
^t pd1(IJ-Q)	Propagation delay time to logical 1 level from D input to Q output	C _L = 15pF,	R _L = 400Ω	-	16	30	ns
t _{pd0(D-Q)}	Propagation delay time to logical 0 level from D input to Q output	C _L = 15pF,	R _L = 400Ω		14	25	ns
^t pd1(D-Q)	Propagation delay time to logical 1 level from D input to $\overline{\Omega}$ output	C _L = 15pF,	R _L = 400Ω		24	40	ns
^t pd0(D-Q)	Propagation delay time to logical 0 level from D input to $\overline{\Omega}$ output	C _L = 15pF,	R _L = 400Ω		7	15	ns
^t pd1(C-Q)	Propagation delay time to logical 1 level from clock input to Q output	C _L = 15pF,	R _L = 400Ω		16	30	ns
^t pd0(C-Q)		C _L = 15pF,	R _L = 400Ω		7	15	ns
^t pd1(C-Q)	Propagation delay time to logical 1 level from clock input to $\overline{\Omega}$ output	C _L = 15pF,	R _L = 400Ω		16	30	ns
^t pd0(C-Q)	Propagation delay time to logical 0 level from clock input to $\overline{\mathbf{Q}}$ output	C _L = 15pF,	R _L = 400Ω		7	15	ns

^{*} For conditions shown as M1N or MAX, use the appropriate value specified under recommended operating conditions for the applicable

Note A AC Test circuit, voltage waveforms and switching times are given on page 2-76.


device type.

** All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.

These typical times indicate that period occurring prior to the fall of clock pulse (t₀) below 1.5V when data at the D input will still be recognized and stored.

SWITCHING CHARACTERISTICS*



NOTES: 1. The pulse generators have the following characteristics: V_{gen} = 3 V, t_1 = $t_0 \le 10$ ns, and $Z_{out} \approx 50 \Omega$. For pulse generator A t_{p1} = 1 μ s and PRR = 500 kHz, For pulse generator B, t_{p2} = 500 ns and PRR = 1 MHz. Positions of D-input and clock-input pulses are varied with respect to each other to verify setup and hold times.

- 2. Each latch is tested separately.
- C_L includes probe and jig capacitance.
 All diodes are 1N3064.

^{5.} When measuring tpd1(D.Q) and tpd0(D.Q) (or tpd0(D.Q) and tpd1(D.Q) for the S5474/N7475), clock input must be held at logical 1.

[†]Complementary Q outputs are on the S5475/N7475 only.