DIGITAL 54/74 TTL SERIES
PIN CONFIGURATIONS


CLOCK WAVEFORM


## POSITIVE LOGIC

Low inpur to preset sets $a$ to logical 1
Low input to clear sets $Q$ to logical 0
Clear and preser are independent from clock


NOTE: Component values shown are nominal.

## RECOMMENDED OPERATING CONDITIONS

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $\mathrm{V}_{\text {CC }}$ : $\quad$ S5476 Circuits |  | 4.5 | 5 | 5.5 | V |
| N7476 Circuits |  | 4.75 | 5 | 5.25 | $v$ |
| Operating Free-Air Temperature Range, $\mathrm{T}_{\mathrm{A}}$ : | S5476 Circuits | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | N7476 Circuits | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Normalized Fanout from each Output, $\mathbf{N}$ |  |  |  | 10 |  |
| Width of Clock Pulse, tp(clock) |  | 20 |  |  | ns |
| Width of Preset Pulse, $\mathbf{t}_{\text {p(preset) }}$ |  | 25 |  |  | ns |
| Width of Clear Pulse, ${ }^{\text {t }}$ (clear) |  | 25 |  |  | ns |
| Input Setup Time, ${ }_{\text {setup }}$ |  | 2 t (clock) |  |  |  |
| Input Hold Time, thold |  | 0 |  |  |  |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS* |  |  | MIN | TYP** | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in(1) }}$ | Input voltage required to ensure logical 1 at any input terminal | $V_{C C}=$ MIN |  |  | 2 |  |  | V |
| $V_{\text {in }}(0)$ | Input voltage required to ensure logical 0 at any input terminal | $V_{C C}=$ MIN |  |  |  |  | 0.8 | V |
| $V_{\text {out(1) }}$ | Logical 1 output voltage | $V_{C C}=$ MIN | $1 / \mathrm{load}=-400 \mu \mathrm{~A}$ |  | 2.4 | 3.5 |  | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | $V_{C C}=$ MIN, | $I_{\text {sink }}=16 \mathrm{~mA}$ |  |  | 0.22 | 0.4 | V |
| $I_{\text {in }}(0)$ | Logical 0 level input current at J or K | $V_{C C}=M A X$, | $V_{\text {in }}=0.4 \mathrm{~V}$ |  |  |  | -1.6 | mA |
| Iin(0) | Logical 0 level input current at clear, preset. or clock | $V_{C C}=M A X$. | $V_{\text {in }}=0.4 \mathrm{~V}$ |  |  |  | -3.2 | mA |
| $\operatorname{lin}(1)$ | Logical 1 level input current at J or K | $\begin{aligned} & V_{C C}=M A X, \\ & V_{C C}=M A X, \end{aligned}$ | $\begin{aligned} & V_{i n}=2.4 \mathrm{~V} \\ & V_{i n}=5.5 \mathrm{~V} \end{aligned}$ |  |  |  | $40$ | $\begin{aligned} & \mu A \\ & m A \end{aligned}$ |
| $\operatorname{lin}(1)$ | Logical 1 level input current at clear, preset, or clock | $\begin{aligned} & V_{C C}=M A X, \\ & V_{C C}=M A X, \end{aligned}$ | $\begin{aligned} & v_{\text {in }}=2.4 \mathrm{~V} \\ & v_{\text {in }}=5.5 \mathrm{~V} \end{aligned}$ |  |  |  | $80$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~mA} \end{aligned}$ |
| ${ }^{\prime} \mathrm{OS}$ | Short circuit output current ${ }^{\dagger}$ | $v_{C C}=\text { MAX. }$ | $v_{i n}=0$ | $\begin{aligned} & \text { S5476 } \\ & \text { N7476 } \end{aligned}$ | $\begin{array}{\|l\|l} -20 \\ -18 \end{array}$ |  | $\begin{aligned} & -57 \\ & -57 \end{aligned}$ | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current (each flip-flop) | $V_{C C}=M A X$. | $v_{\text {in }}=5 \mathrm{~V}$ |  |  | 20 | 40 | mA |

SWITCHING CHARACTERISTICS, $V_{C C}=5 V . T_{A}=25^{\circ} \mathrm{C}, \mathrm{N}=10$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {f clock }}$ | Maximum clock frequency | $C_{L}=15 \mathrm{pF}$. | $R_{L}=400 \Omega$ | 15 | 20 |  | MHz |
| ${ }^{\text {tpd }} 1$ | Propagation delay time to logical 0 level from clear or preset to output | $C_{L}=15 \mathrm{pF}$, | $R_{L}=400 \Omega$ |  | 16 | 25 | ns |
| ${ }^{\prime}$ pdO | Propagation delay time to logical 1 level from clear or preset to output | $C_{L}=15 \mathrm{pF}$. | $R_{L}=400 \Omega$ |  | 25 | 40 | ns |
| $t_{p d 1}$ | Propagation delay time to logical 1 level from clock to output | $C_{L}=15 p F$, | $R_{L}=400 \Omega$ | 10 | 16 | 25 | ns |
| ${ }^{\text {todo }}$ | Propagation delay time to logical 0 level from clock to output | $C_{L}=15 \mathrm{pF}$, | $R_{L}=400 \Omega$ | 10 | 25 | 40 | ns |

- For conditions shown as MIN or MAX, use the appropriete value specified under recommended operating conditions for the applicable device type.
- All typical values are at $V_{C C}=5 V, T_{A}=26^{\circ} \mathrm{C}$.
t Not more than one output should be shorted at a time.

