256-BIT READ-ONLY MEMORY | N7488

N7448-B,W

DIGITAL 54/74 TTL SERIES


DESCRIPTION


The 7488 is a TTL 256-Bit Read Only Memory organized as 32 word with 8 bits per word. The words are selected by five binary address lines with full word decoding incorporated on the chip. A Chip Select input is provided for additional decoding flexibility, which will cause all eight outputs to go to the high state when the Chip Select input is taken high.

This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which allows wired-OR operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads. Propagation delay time is 50ns maximum. Power dissipation is 310 milliwatts with 400 milliwatts maximum.

Customer may specify patterns for the 256-Bit Read Only Memory by completing the truth table/order blank.

LOGIC DIAGRAM





.

ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
See 8223 or 822	24 Data Sheet for Pin-for-Pin Re		ement		
366 0223 01 022		ipiac	GIIIGIIL		

SIGNETICS DIGITAL 54/74 TTL SERIES N7488

256-BIT READ ONLY MEMORIES TRUTH TABLE/ORDER BLANK

CUSTOMER:														
														YOUR PART NO.:
DATE:														DATE RECEIVED:
INPUTS					·····	OUTPUTS								
WORD	A4	A ₃	A2	A ₁	A ₀	ENABLE	В ₇	в ₆	В ₅	в ₄	B ₃	^B 2	B ₁	B ₀
0	0	0	0	0	0	0								
1	0	0	0	0	1	0								
2	0	0	0	1	0	0								
3	0	0	0	1	1	0					1			
4	0	0	1	0	0	0					1			
5	0	0	1	0	1	0	1		<u> </u>		<u> </u>	<u> </u>		
6	0	0	1	1	0	0	1							
7	0	0	1	1	1	0								
8	0	1	0	0	0	0					1			
9	0	1	0	0	1	0								
10	0	1	0	1	0	0								
11	0	1	0	1	1	0								
12	0	1	1	0	0	0								
13	0	1	1	0	1	0								
14	0	1	1	1	0	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0		L						
18	1	0	0	1	0	0								
19	1	0	0	1	1	0		ļ						
20	1	0	1	0	0	0								
21	1	0	1	0	1	0	ļ	L			ļ			
22	1	0	1	1	0	0						ļ	ļ	
23	1	0	1	1	1	0				ļ				
24	1	1	0	0	0	0			<u> </u>		ļ	<u> </u>		
25	1	• 1	0	0	1	0	ļ							
26	1	1	0	1	0	0	ļ				ļ			
27	1	1	0	1	1	0	ļ					———		
28	1	1	1	0	0	0					+			
29	1	1	1	0	1	0	<u> </u>							
30	1	1	1	1	0	0		<u> </u>			ļ	<u> </u>		
31	1			1		0	<u> </u>	<u> </u>	<u> </u>			<u> </u>		
ALL	×	×	×	×	x	1	1	1	1	1	1	1	1	1