

8-BIT SHIFT REGISTER | \$5491

N7491

S5491-A,F,W • N7491-A,F

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS



TRUTH TABLE LOGIC tn

> А в

0 0

0 1

1 0

1 1

SCHEMATIC DIAGRAM



DESCRIPTION

register utilizing high-speed transistor-transistor logic (TTL) circuits. The shift register, composed of eight R-S master-slave flip-flops, includes input gating and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1 volt. Power dissipation is typically 175 milliwatts, and full fan-out of 10 is available from the outputs.

Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load.

The clock pulse inverter/driver causes the S5491/N7491 to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with the S5470/N7470 flip-flop and the S5474/N7474 dual D-type flip-flop.

NOTES:

pulse.

pulse.

tn+8

a

0

O

0

1

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S5491 Circuits	4.5	5	5.5	V
N7491 Circuits	4.75	5	5.25	v
Normalized Fan-Out from each Output, N			10	
Operating Free Air Temperature Range, TA: S5491 Circuits	-55	25	125	°c
N7491 Circuits	0	25	70	°c
Width of Clock Pulse, ta (clock)	25	1 (ns
Input Setup Time, tratup	25			ns
Input Hold Time, thold	0			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS*		MIN	TYP**	МАХ	UNIT
Vin(1)	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN			2			v
Vin(0)	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN					0.8	v
V _{out} (1)	Logical 1 output voltage	V _{CC} ≖ MIN,	$I_{load} = -400 \mu A$		2.4	3.5		v
V _{out(0)}	Logical 0 output voltage	V _{CC} ≖ MIN,	I _{sink} = 16mA			0.22	0.4	v
lin(0)	Logical O level input current	V _{CC} = MAX,	v _{in} = 0.4V				-1.6	mA
lin(1)	Logical 1 level input current	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V				40 1	μA mA
los	Short circuit output current †	V _{CC} = MAX,	V _{out} ≃ 0	S5491 N7491	-20 -18		-57 -57	mA mA
¹ cc	Supply current	V _{CC} = MAX,	V _{in} = 4.5V	S5491 N7491		35 35	50 58	mA mA

SWITCHING CHARACTERISTICS, VCC = 5V, TA = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	түр	MAX	UNIT
f _{max}	Maximum shift frequency	C _L = 15pF,	R _L = 400Ω	10	18		MHz
^t pd1	Propagation delay time to logical 1 level from clock to output	С _L	RL = 400Ω		24	40	ns
^t pd0	Propagation delay time to logical O level from clock to output	C _L = 15pF,	R _L = 400Ω		27	40	ns

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. • All typical values are at V_{CC} = 5V, T_A = 25°C. † Not more than one output should be shorted at a time.