

4-BIT BINARY COUNTER | \$5493

PIN CONFIGURATIONS

S5493 N7493

S5493-A,F,W • N7493-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

The S5493/N7493 is a high-speed, monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-by-eight counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:

- When used as a 4-bit ripple-through counter output A must be externally connected to input B. The input count pulses are applied to input A. Simultaneous divisions of 2, 4, 8, and 16 are performed at the A, B, C, and D outputs as shown in the truth table.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to input B. Simultaneous frequency divisions of 2, 4, and 8 are available at the B, C, and D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the 3-bit ripple-through counter.

The S5493/N7493 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 32mW per flip-flop (128mW total).

TRUTH TABLE (See Notes 1 and 2)



	OUTPUT					OUTPUT				NOTES			
COUNT	D	С	B	A	COUNT	D	c	B	A	1. Output A connected to ioput B			
0	0	0	0	0	9 1 0 0 1 2.7	2. To reset all outputs to logical 0							
1	0	0	0	1	10	1	0	1	0 both R ₀₍₁₎ and R ₀₍₂₎	both $R_{0(1)}$ and $R_{0(2)}$ inputs			
3	o	ō	1 1 11 0 0 12	11	1	0	1	1					
4	0	1		12	1	1	0	0					
5	0	1	0	1	13	1	1	0	1				
7	0	1	1	1	14	1	1	1	0				
8	1	0	0	0	15	1	1	1	1				

SCHEMATIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S5493 Circuits	4.5	5	5.5	V
N7493 Circuits	4.75	5	5.25	V V
Operating Free-Air Temperature Range, TA: S5493 Circuits	-55	25	125	°C
N7493 Circuits	0	25	70	°C
Normalized Fan-Out from each Output, N			10	
Width of Input Count Pulse, to(in)	50			ns
Width of Reset Pulse, tp(reset)	50			ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CONDITIONS*				TYP**	MAX	UNIT
Vin(1)	Imput voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN			2			v
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN					0.8	
Vout(1)	Logical 1 output voltage	V _{CC} = MIN,	l _{load} ≖ -400µA		2.4			v
Vout(0)	Logical 0 output voltage	V _{CC} = MIN,	l _{sink} = 16mA				0.4	V
lin(1)	Logical 1 level input current at R0(1) or R0(2) inputs	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V				40 1	μA mA
lin(1)	Logical 1 level input current at A or B inputs	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V		(80 1	μA mA
lin(0)	Logical O level input current at R _{O(1)} or R _{O(2)} inputs	V _{CC} = MAX,	V _{in} = 0.4V				-1.6	mA
in(0)	Logical 0 level input current at A or B inputs	V _{CC} = MAX,	V _{in} = 0.4V				-3.2	mA
los	Short circuit output current [†]	V _{CC} = MAX,	V _{out} = 0	S5493 N7493	-20 -18		-57 -57	mA mA
lcc	Supply current	V _{CC} = MAX,	V _{in} = 4.5V	S5493 N7493		32 32	46 53	mA mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

	PARAMETER	TEST CONDITIONS			MIN	түр	MAX	UNIT
fmax	Maximum frequency of input count pulses	С _L - 15рF,	R _L = 400Ω		10	18		MHz
^t pd1	Propagation delay time to logical 1 level from input count pulse to output D	CL = 15pF,	RL = 400Ω			75	135	ns
tpd0	Propagation delay time to logical 0 level from input count pulse to output D	С _L = 15pF,	R _L = 400Ω			76	135	ns

· For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. •• All typical values are at V_{CC} = 5V, $T_A = 25^{\circ}C$. † Not more than one output should be shorted at a time.