

DESCRIPTION

4-BIT SHIFT REGISTER [[PARALLEL-IN, SERIAL-OUT]

S5494-B,F,W • N7494-B,F

PRESETS

PR2 PR28

R2A

11

PA ...

1 2 1A 18

PRESETS

2A 18

S5494 N7494

DIGITAL 54/74 TTL SERIES

W PACKAGE

20

10

B.F PACKAGE

Vcc

PR SER

3 4 IC 10

18

CLEAR OUTPUT

CLEA

OUTPU

SEA CLOCK

CLEAR OUTPU

cim-

CLEA

PIN CONFIGURATIONS



All flip-flops are simultaneously set to the logical 0 state by applying a logical 1 voltage to the clear input. This condition may be applied independent of the state of the clock input, but not independent of state of the preset input. Preset input is independent of the clock and clear states.

The flip-flops are simultaneously set to the logical 1 state from either of two preset input sources. Preset inputs 1A through 1D are activated during the time that a positive pulse is applied to preset 1 if preset 2 is at a logical 0 level. When the logic levels at preset 1 and preset 2 are reversed, preset inputs 2A through 2D are active.

Transfer of information to the outputs occurs when the clock input goes from a logical 0 to a logical 1. Since the flip-flops are R-S master-slave circuits, the proper information must appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop. The output of the subsequent flip-flop provide information for the remaining R-S inputs. The clear input, preset 1, and preset 2 must be at a logical 0 when clocking occurs.

This register is completely compatible for use with TTL and DTL logic circuits and when used with other TTL circuits, noise margins are typically one volt. Typical average power dissipation is 175 milliwatts, and propagation delay times from clock to output are typically 25 nanoseconds.

LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

		MIN	ТҮР	MAX	UNIT
Supply Voltage V _{CC}	S5494 Circuits	4.5	5	5.5	v
	N7494 Circuits	4.75	5	5.25	v
Normalized Fan-Out From E	ach Output		10		
Width of Clock Pulse, tp(cloc	k)	35			ns
Width of Clear Pulse, tp(clear	•	30			ns
Width of Preset Pulse, tp(pres	set)	30			ns
Serial Input Setup Time: ts	etup(1)	35			ns
ts	etup(0)	25			ns
Serial Input Hold Time, thold	tt	0			

PARAMETER		TEST CONDITIONS*		MIN	Т ҮР• •	MAX	UNIT
V _{in(1)}	input voltage required to ensure logical 1 at any input terminal	V _{CC} ≖ MIN		2			v
V _{in(0)}	Input voltage required to ensure logical O at any input terminal	V _{CC} = MIN				0.8	v
Vout(1)	Logical 1 output voltage	$V_{CC} = MIN$, $I_{load} = -400 \mu A$		2.4	3.5		v
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN, I _{sink} = 16mA			0.22	0.4	v
^t in(1)	Logical 1 level input current at any input except preset 1 and preset 2	V _{CC} = MAX, V _{in} = 2.4V V _{CC} = MAX, V _{in} = 5.5V				40 1	μA mA
l _{in(1)}	Logical 1 level input current at preset 1 and preset 2	$V_{CC} = MAX, V_{in} = 2.4V$ $V_{CC} = MAX, V_{in} = 5.5V$				160 1	μ'A mA
lin(0)	at any input except preset 1 and preset 2	V _{CC} = MAX, V _{in} = 0.4V				-1.6	mA
lin(0)	Logical O level input current at preset 1 and preset 2	$V_{CC} = MAX, V_{in} = 0.4V$				-6.4	mA
100	Short-circuit input current [†]	Vcc = MAX, Vout = 0	S5494	-20		-57	mA
00			N7494	-18		-57	mA
^I cc	Supply current	V _{CC} - MAX	55494 N7494		35 35	50 58	mA mA

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency	С _L = 15рF,	R _L = 400Ω	10			MHz
	Propagation delay time to						
t _{pd1}	logical 1 level from clock to	C _L = 15pF,	R _L = 400 Ω		25	40	ns
	output to output						
	Propagation delay time to						
t _{pd0}	logical O level from clock to	C _L = 15pF,	R _L = 400Ω		25	40	ns
•	output						
	Propagation delay time to						
^t pd1	logical 1 level from preset	C _L = 15pF,	R _L = 400 Ω			35	ns
	to output						
	Propagation delay time to						
tpd0	logical O level from clear to	C _L = 15pF,	R _L = 400 Ω			40	ns
	output			}			1

• For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

** All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. † Not more than one output should be shorted at a time.