

# 4-BIT RIGHT-SHIFT | S5495 LEFT-SHIFT REGISTER | N7405

## \$5495-A,F . N7495-A,F

# N7495

# DIGITAL 54/74 TTL SERIES

#### PIN CONFIGURATIONS



#### DESCRIPTION

The 54/7495 is a monolithic universal 4-Bit Shift Register designed with standard TTL techniques. The circuit layout consists of 4 R-S master-slave flip-flops, 4 AND-OR-INVERT gates, and 6 inverters configured to form a versatile register which will perform right-shift, left-shift, or parallel-in, parallel-out operations depending on the logical input level to the mode control.

Right-shift operations are performed when a logical 0 level is applied to the mode control. Serial data is entered at the serial input Ds and shifted one position right on each clock 1 pulse. In this mode, clock 2 and parallel inputs DA thru DD are inhibited.

Parallel-in, parallel-out operations are performed when a logical 1 level is applied to the mode control. Parallel data is entered at parallel inputs DA thru DD and is transferred to the data outputs Ag thru Dg on each clock 2 pulse. In this mode, shift-left operations may be implemented by externally tying the output of each flipflop to the parallel input of the previous flip-flop (Do to Do and etc.), with serial data entry at input Dn.

Information must be present at the R-S inputs prior to clocking and transfer of data occurs on the falling edge of the clock pulse.

#### LOGIC DIAGRAM



#### **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT	
S5495 Circuits	4.5	5	5.5	v	
N7495 Circuits	4.75	5	5.25	l v	
			10	1	
S5495 Circuits	20	10	ļ	ns	
N7495 Circuits	15	10	{	ns	
r D Inputs t <sub>satup</sub>	10	10		ns	
Hold Time Required at Serial, A, B, C, or D Inputs thous			j	ns	
Aode Control					
(With Respect to Clock 1 inputs)			1	ns	
ode Control	15			ns	
Logical 0 Level Setup Time Required at Mode Control (With Respect to Clock 2 input)				ns	
Ade Control	5			ns	
	S5495 Circuits N7495 Circuits S5495 Circuits N7495 Circuits r D Inputs t <sub>setup</sub> D Inputs t <sub>hold</sub> Mode Control Mode Control Mode Control	MIN   S5495 Circuits 4.5   N7495 Circuits 4.75   S5495 Circuits 20   N7495 Circuits 15   r D Inputs t <sub>setup</sub> 10   D Inputs t <sub>hold</sub> 0   Mode Control 15   Mode Control 15   Mode Control 5	MIN     NOM       S5495 Circuits     4.5     5       N7495 Circuits     4.75     5       S5495 Circuits     20     10       N7495 Circuits     15     10       r D Inputs t <sub>setup</sub> 10     10       D Inputs t <sub>hold</sub> 0     10       Adde Control     15     16       Mode Control     15     16       Mode Control     15     16	MIN     NOM     MAX       S5495 Circuits     4.5     5     5.5       N7495 Circuits     4.75     5     5.25       S5495 Circuits     20     10     10       N7495 Circuits     15     10     10       N7495 Circuits     15     10     10       D Inputs t <sub>setup</sub> 10     10     10       D Inputs t <sub>hold</sub> 0     10     10       Mode Control     15     15     10       Mode Control     5     5     5	MIN     NOM     MAX     UNIT       S5495 Circuits     4.5     5     5.5     V       N7495 Circuits     4.75     5     5.25     V       S5495 Circuits     20     10     ns     ns       N7495 Circuits     15     10     ns     ns       N7495 Circuits     15     10     ns     ns       N7495 Circuits     15     10     ns     ns       r D Inputs t <sub>setup</sub> 10     10     ns     ns       Mode@Control     15     ns     ns     ns       Mode Control     15     ns     ns     ns       Mode Control     5     5     5     ns

PARAMETER		TEST CONDITIONS*	MIN	TYP**	MAX	UNIT	
V <sub>in(1)</sub>	Input voltage required to ensure logical 1 at any input terminal	V <sub>CC</sub> = MIN	2			v	
V <sub>in(0)</sub>	Input voltage required to ensure logical 0 at any input terminal	V <sub>CC</sub> = MIN			0.8	v	
V <sub>out(1)</sub>	Logical 1 output voltage	V <sub>CC</sub> = MIN, I <sub>load</sub>	2.4			v	
V <sub>out(0)</sub>	Logical O output voltage Logical O level input current	V <sub>CC</sub> = MIN, I <sub>sink</sub> = 16mA			0.4	v v	
<sup>1</sup> in(0)	at any input except mode control	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4V			-1.6	mA	
<sup>l</sup> in(0)	Logical O level input current at mode control	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4V			-3.2	mA	
l <sub>in(1)</sub>	Logical 1 level input current at any input except mode control	$V_{CC}$ = MAX, $V_{in}$ = 2.4V $V_{CC}$ = MAX, $V_{in}$ = 5.5V			40 1	μA mA	
	Logical 1 level input current	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4V			80	μA	
lin(1)	at mode control	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5V			1	mA	
los	Short-circuit output current <sup>†</sup>	V <sub>CC</sub> = MAX	-18		-57	mA	
'cc	Supply current	V <sub>CC</sub> = MAX N7495	39	50	63	mA	

#### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

### SWITCHING CHARACTERISTICS, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, N = 10

	PARAMETER	TE	ST CONDITIONS	MIN	түр	МАХ	UNIT
f <sub>max</sub>	Maximum shift frequency	С <sub>L</sub> = 15рF,	R <sub>L</sub> = 400Ω	25	36		MHz
	Propagation delay time to						
t <sub>pd1</sub>	logical 1 level from clock 1	C <sub>L</sub> = 15pF,	R <sub>L</sub> = 400Ω		18	27	ns
·	or clock 2 to outputs						
	Propagation delay time to						
t <sub>pd0</sub>	logical 0 level from clock 1	С <sub>L</sub> = 15рF,	R <sub>L</sub> = 400 Ω		21	32	ns
	or clock 2 to outputs						

\* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.

\*\*All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C. <sup>†</sup>Not more than one output should be shorted at a time.