# 4-BIT RIGHT-SHIFT left-Shift register 

DIGITAL 54/74 TTL SERIES

PIN CONFIGURATIONS


## DESCRIPTION

The 54/7495 is a monolithic universal 4-Bit Shift Register designed with standard TTL techniques. The circuit layout consists of 4 R-S master-slave flip-flops, 4 AND-OR-INVERT gates, and 6 inverters configured to form a versatile register which will perform right-shift, left-shift, or parallel-in, parallel-out operations depending on the logical input level to the mode control.

Right-shift operations are performed when a logical 0 level is applied to the mode control. Serial data is entered at the serial input $D_{s}$ and shifted one position right on each clock 1 pulse. In this mode, clock 2 and parallel inputs $D_{A}$ thru $D_{D}$ are inhibited.

Parallel-in, parallel-out operations are performed when a logical 1 level is applied to the mode control. Parallel data is entered at parallel inputs $D_{A}$ thru $D_{D}$ and is transferred to the data outputs $A_{0}$ thru $D_{0}$ on each clock 2 pulse. In this mode, shift-left operations may be implemented by externally tying the output of each flipflop to the parallel input of the previous flip-flop ( $D_{0}$ to $D_{C}$ and etc.l, with serial data entry at input $D_{D}$.

Information must be present at the R-S inputs prior to clocking and transfer of data occurs on the falling edge of the clock pulse.

LOGIC DIAGRAM


## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{ll}\text { Supply Voltage } V_{\text {CC }} \text { (See Note 1): } & \text { S5495 Circuits } \\ & \text { N7495 Circuits }\end{array}$ | $\begin{gathered} 4.5 \\ 4.75 \end{gathered}$ | $5$ | $\begin{gathered} 5.5 \\ 5.25 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Normalized Fan-Out From Each Output |  |  | 10 |  |
| Width of Clock Pulse $t_{\text {p (clock) }}$ ( 5495 Circuits | 20 | 10 |  | ns |
| N7495 Circuits | 15 | 10 |  | ns |
| Setup Time Required at Serial, A, B, C, or D Inputs $\mathrm{t}_{\text {setup }}$ | 10 | 10 |  | ns |
| Hold Time Required at Serial, A, B, C, or D Inputs thold | 0 | 10 |  | ns |
| Logical 0 Level Setup Time Required at Mode Control (With Respect to Clock 1 inputs) | 15 |  |  | ns |
| Logical 1 level Setup Time Required at Mode Control (With Respect to Clock 2 input) | 15 |  |  | ns |
| Logical 0 Level Setup Time Required at Mode Control (With Respect to Clock 2 input) | 5 |  |  | ns |
| Logical 1 Level Setup Time Required at Mode Control (With Respect to Clock 1 input) | 5 |  |  | ns |

## NOTES:

1. Voltage values are with respect to network ground terminal.
2. Input voltages must be zero or positive with respect to network ground terminal.

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)


SWITCHING CHARACTERISTICS, $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{N}=10$


[^0]
[^0]:    * For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable circuit type.
    ** All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
    t Not more than one output should be shorted at a time.

