J-K EDGE-TIIGGERED

## DESCRIPTION

These monolithic J-K flip-flops are negative-edge-triggered. The AND-OR gate inputs are inhibited while the clock input is low; when the clock goes high, the inputs are enabled and data will be accepted. Logical state of $J$ and $K$ inputs may be allowed to change when the clock pulse is in a high state and bistable-will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.

TRUTH TABLE


CLOCK WAVEFORM


## PIN CONFIGURATIONS



## LOGIC DIAGRAM



## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{ll}\text { Supply Voltage } \mathrm{V}_{\text {CC }}: & \begin{array}{l}\text { S54H101 Circuits } \\ \\ \text { N74H101 Circuits }\end{array}\end{array}$ | 4.5 | 5 | 5.5 | V |
|  | 4.75 | 5 | 5.25 | V |
| $\begin{array}{ll}\text { Operating Free-Air Temperature Range, } \mathbf{T}_{\text {A }}: & \begin{array}{l}\text { S54H101 Circuits } \\ \text { N74H101 Circuits }\end{array}\end{array}$ | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Normalized Fan-Out from each Output, N |  |  | 10 |  |
| Width of Clock Pulse, $\mathrm{t}_{\mathrm{p} \text { (clock) }}$ | 10 |  |  | ns |
| Width of Preset Pulse, $\mathrm{t}_{\text {p(preset) }}$ | 16 |  |  | ns |
| Input Setup Time, $\mathrm{t}_{\text {setup }}$ (See Above): Logical 1 | 10 |  |  | ns |
| Logical 0 | 13 |  |  | ns |
| Input Hold Time, thold | 0 |  |  | ns |
| Clock Pulse Transition Time, $\mathbf{t}_{0}$ |  |  | 150 | ns |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS* |  | MIN | TYP ${ }^{\dagger}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in( }}$ (I) | Input voltage required to ensure logical 1 at any input terminal |  |  | 2 |  |  | V |
| $V_{i n}(0)$ | Input voltage required to ensure logical $\mathbf{O}$ at any input terminal |  |  |  |  | 0.8 | V |
| $V_{\text {out(1) }}$ | Logical 1 output voltage | VCC $=$ MIN, | $l_{\text {load }}=-500 \mu \mathrm{~A}$ | 2.4 | 3.2 |  | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | $\mathrm{V}_{C C}=\mathrm{MIN}$, | $\mathrm{I}_{\text {sink }}=20 \mathrm{~mA}$ |  | 0.25 | 0.4 | v |
| $l_{\text {in }}(0)$ | Logical 0 level input current at J1A, J1B, J2A, J2B, K1A, K1B, K2A, K2B, or preset | $V_{C C}=M A X$, | $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ |  | -1 | -2 | mA |
| $i_{\text {in }}(0)$ | Logical 0 level input current at clock |  | $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ |  | -3 | -4.8 | mA |
|  | Logical 1 level input current at | $V_{C C}=$ MAX, | $\mathrm{V}_{\text {in }}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| In(1) | J or K | $V_{C C}=M A X$, | $\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
|  | Logical 1 level input current at |  | $V_{i n}=2.4 \mathrm{~V}$ $\mathrm{~V}_{\text {in }}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu A$ $m A$ |
| in(1) | preset <br> Logical 1 level input current at | $V$ $V$ $V C C$ $V$ $V$ | $V_{\text {in }}=5.5 \mathrm{~V}$ $\mathrm{~V}_{\text {in }}=2.4 \mathrm{~V}$ | 0 |  | 1 -1 | mA |
| 1 in (1) | Logical 1 level input current at clock | $V_{C C}=M A X$, $V_{C C}=M A X$ | $V_{i n}=2.4 \mathrm{~V}$ $\mathrm{~V}_{\text {in }}=5.5 \mathrm{~V}$ | 0 |  | -1 1 | mA |
| Ios | Short-circuit output current*** | $V_{C C}=M A X$, | $\mathrm{V}_{\text {in }}=0$ | -40 |  | -100 | mA |
| ${ }^{\text {icc }}$ | Supply current | $V_{C C}=\mathrm{MAX}$ |  |  | 20 | 38 | mA |

SWITCHING CHARACTERISTICS, $V_{C C}=5 V, T_{A}=25^{\circ} \mathrm{C}, \mathrm{N}=\mathbf{1 0}$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {f clock }}$ | Maximum input clock frequency | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ | 40 | 50 |  | MHz |
| ${ }^{\text {tpd1 }}$ | Propagation delay time to logical level from preset to output | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ |  | 8 | 12 | ns |
| ${ }^{1} \mathrm{pdO}$ | Propagation delay time to logical 0 level from preset to output (clock low) | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ |  | 23 | 35 | ns |
| ${ }^{\text {t }} \mathrm{pdO}$ | Propagation delay time to logical 0 level from preset to output (clock high) | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ |  | 15 | 20 | ns |
| ${ }^{\text {t }}$ pd1 | Propagation delay time to logical 1 level from clock to output | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ | 5 | 10 | 15 | ns |
| ${ }^{\mathbf{t}}{ }^{\text {pdO }}$ | Propagation delay time to logical 0 level from clock to output | $C_{L}=25 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=280 \Omega$ | 8 | 16 | 20 | ns |

[^0]
[^0]:    - For conditions shown as MIN or MAX, use the approprlate value specified under recommended operating conditions for the applicable device type.
    * Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.
    $\uparrow$ All typical values are at $V_{C C}=5 V, T_{A}=25^{\circ} \mathrm{C}$.

