J-K EDGE-TRIGGERED FLIP-FLOPS WITH AND INPUTS N74H102 S54H102-A,F,W • N74H102-A,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These monolithic J-K flip-flops are negative edge-triggered. They feature gated J-K inputs and an asynchronous clear input. The AND gate inputs are inhibited while the clock input is low; when the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable-will perform according to the truth table as long as minimum setup times are observed. Input data are transferred to the outputs on the negative edge of the clock pulse.

TRUTH TABLE


LOGIC

t _r	1	t _{n+1}
J	K	_ Q
0 0	0	Q _n
0	1	o o
1	0	1
1	1	$\bar{\alpha}_n$


NOTES:

- 1. J = J1 J2 J3
- 2. $K = K1 \bullet K2 \bullet K3$
- 3. $t_n = Bit time before clock$ pulse.
- 4. t_{n+1} = Bit time after clock pulse.
- 5. NC-No Internal Connection.


CLOCK WAVEFORM



PIN CONFIGURATIONS



LOGIC DIAGRAM



SIGNETICS DIGITAL 54/74 TTL SERIES — S54H102 ● N74H102

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : S54H102 Circuits	4.5	5	5.5	V
N74H102 Circuits	4.75	5	5.25	_ v
Operating Free-Air Temperature Range, T _A : S54H102 Circuits	-55	25	125	°c
N74H102 Circuits	0	25 70	°c	
Normalized Fan-Out from each Output, N			10	
Width of Clock Pulse, tp(clock)	10			ns
Width of Preset Pulse, tp(preset)	15			ns
Width of Clear Pulse, tp(clear)	15			ns
Input Setup Time, t _{setup} (See Above): Logical 1	10		ł	ns
Logical O	13			ns
Input Hold Time, thold	0			ns
Clock Pulse Transition Time, to			150	ns

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	1	EST CONDITIONS *	MIN	TYP [†]	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal			2			V
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal					0.8	v
V _{out(1)} V _{out(0)}	Logical O output voltage	$V_{CC} = MIN,$ $V_{CC} = MIN,$	$I_{load} = -500\mu A$ $I_{sink} = 20mA$	2.4	3.2 0.25	0.4	V V
lin(0)	Logical 0 level input current at J1, J2, J3, K1, K2, K3, preset, or clear	V _{CC} = MAX,	$V_{in} = 0.4V$		-1	-2	mA
lin(0) lin(1)	Logical 0 level input current clock Logical 1 level input current at	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 0.4V V _{in} = 2.4V		-3	-4.8 50	mA μA
lin(1)	J1, J2, J3, K1, K2, or K3 Logical 1 level input current at clock	V _{CC} = MAX, V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 5.5V V _{in} = 2.4V V _{in} = 5.5V	О		-1 1	mA mA mA
l _{in(1)}	Logical 1 level input current at preset or clear	V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			100 1	μA mA
los lcc	Short-circuit output current** Supply current	V _{CC} = MAX, V _{CC} = MAX	V _{in} = 0	-40	20	-100 38	mA mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
fclock	Maximum input clock frequency	C _L = 25pF,	R _L = 280Ω	40	50		MHz
^t pd1	Propagation delay time to logical 1 level from preset to output	C _L = 25pF,	$R_L = 280\Omega$		8	12	ns
^t pd0	Propagation delay time to logical 0 level from clear or preset to output (clock low)	C _L = 25pF,	R _L = 280Ω		23	35	ns
^t pd0	Propagation delay time to logical O level from clear or preset to output (clock high)	C _L = 25pF,	R _L = 280Ω		15	20	ns
^t pd1	Propagation delay time to logical 1 level from clock to output	C _L = 25pF,	R _L = 280Ω	5	10	15	ns
^t pd0	Propagation delay time to logical 0 level from clock to output	C _L = 25pF,	$R_L = 280\Omega$	8	16	20	ns

[•] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{••} Not more than one output should be shorted at a time, and duration of short-circuit test should not exceed 1 second.

† All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.