DIGITAL 54/74 TTL SERIES
PIN CONFIGURATIONS


A,F PACKAGE


## CLOCK WAVEFORM



## POSITIVE LOGIC

Low Input to preset sets $Q$ to logical 1
Low input to clear sets $\mathbf{Q}$ to logical 0
Preset and clear are Independent of clock

NOTES:

1. J= J1•J2•J3
2. $K=K_{1} \cdot K_{2} \cdot K_{3}$
3. $t_{n}=$ bit time before clock pulse
4. $\mathbf{t}_{\mathrm{n}+1}=$ bit time after clock pulse.

## SCHEMATIC DIAGRAM



NOTE: Component values shown are nominal.

## RECOMMENDED OPERATING CONDITIONS

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage $\mathrm{V}_{\text {cC }}$ : S54H72 Circuits |  | 4.5 | 5 | 5.5 | V |
| N74H72 Circuits |  | 4.75 | 5 | 5.25 | V |
| Operating Free-Air Temperature Range, $\mathrm{T}_{\mathrm{A}}$ : | S54H72 Circuits | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | N74H72 Circuits | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Normalized Fan-Out from each Output, N |  |  |  | 10 |  |
| Width of Clock Pulse, $\mathrm{t}_{\mathrm{p}}$ (clock) |  | 12 |  |  | ns |
| Width of Preset Pulse, $t_{\text {p(preset) }}$ |  | 16 |  |  | ns |
| Width of Clear Pulse, $t_{p(c l e a r)}$ |  | 16 |  |  | ns |
| Input Setup Time, tsetup (See above) |  | $\geqslant t_{\text {p }}$ (clock) |  |  |  |
| Input Hold Time, thold |  | 0 |  |  |  |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS* |  | MIN | TYPT | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in (1) }}$ | Input voltage required to ensure logical 1 at any input terminal | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}$ |  | 2 |  |  | V |
| $V_{\text {in }}(0)$ | Input voltage required to ensure logical 0 at any input terminal | $\mathrm{V}_{C C}=\mathrm{MIN}$, |  |  |  | 0.8 | v |
| $V_{\text {out(1) }}$ | Logical 1 output voltage | $\mathrm{V}_{C C}=\mathrm{MIN}$, | $I_{\text {load }}=-500 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | $V_{C C}=$ MIN | $I_{\text {sink }}=20 \mathrm{~mA}$ |  |  | 0.4 | v |
| $\boldsymbol{I}$ in(0) | Logical 0 level input current at J1, J2, J3, K1, K2, K3, or clock | $V_{\text {CC }}=\mathrm{MAX}$, | $\mathrm{V}_{\text {in }}=0.4 \mathrm{~V}$ |  |  | -2 | mA |
| $\operatorname{lin}(0)$ | Logical 0 level input current at preset or clear | $V_{C C}=M A X$, | $V_{\text {in }}=0.4 \mathrm{~V}$ |  |  | -4 | mA |
| 1 in(1) | Logical 1 level input current at J1, J2, J3, K1, K2, or K3 | $\begin{aligned} & V_{C C}=M A X, \\ & V_{C C}=M A X, \end{aligned}$ | $\begin{aligned} & V_{i n}=2.4 \mathrm{~V} \\ & V_{\text {in }}=5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{array}{r} 50 \\ 1 \end{array}$ | $\begin{array}{r} \mu \mathrm{A} \\ \mathrm{~mA} \end{array}$ |
| 1 in(1) | Logical 1 level input current at clock | $\begin{aligned} & V_{C C}=M A X, \\ & V_{C C}=M A X, \end{aligned}$ | $\begin{aligned} & V_{i n}=2.4 \mathrm{~V} \\ & V_{i n}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 50 1 | $\underset{m A}{\mu A}$ |
| $1 \mathrm{in}(1)$ | Logical 1 level input current at preset or clear | $\begin{aligned} & v_{C C}=M A X \\ & v_{C C}=M A X \end{aligned}$ | $\begin{aligned} & V_{i n}=2.4 \mathrm{~V} \\ & V_{\text {in }}=5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{array}{r} 100 \\ 1 \end{array}$ | $\mu A$ mA |
| 'os | Short circuit output current** | $V_{C C}=M A X$, | $v_{\text {in }}=0$ | -40 |  | -100 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current | $V_{C C}=$ MAX |  |  | 16 | 25 | mA |

SWITCHING CHARACTERISTICS, $\mathbf{V}_{\mathbf{C C}}=\mathbf{5 V}, \mathrm{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{N}=10$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {clock }}$ | Maximum clock frequency | $C_{L}=25 \mathrm{pF}$, | $R_{L}=280 \Omega$ | 25 | 30 |  | MHz |
| ${ }_{\text {t }}^{\text {pd }} 1$ | Propagation delay time to logical 1 level from clear or preset to output | $C_{L}=25 p F$, | $R_{L}=280 \Omega$ |  | 6 | 13 | ns |
| ${ }^{t} \mathrm{pdO}$ | Propagation delay time to logical 0 level from clear or preset to output | $C_{L}=25 p F$, | $R_{L}=280 \Omega$ |  | 12 | 24 | ns |
| ${ }^{\mathbf{t}} \mathrm{pd} 1$ | Propagation delay time to logical 1 level from clock to output | $C_{L}=25 p F$, | $R_{L}=280 \Omega$ |  | 16 | 21 | ns |
| ${ }^{1} \mathrm{pdO}$ | Propagation delay time to logical 0 level from clock to output | $C_{L}=25 p F$, | $R_{L}=280 \Omega$ |  | 22 | 27 | ns |

- For conditions shown as MIN or MAX, use the appropriate value specifled under recommended operating conditions for the applicable device type.
- Not more than one output should be shorted at a time, and duration of short circult test should not exceed 1 second.
$t$ All typlcal values are at $V_{C C}=5 V, T_{A}=25^{\circ} \mathrm{C}$.

