# 2.5 V 1:2 AnyLevel<sup>™</sup> Input to LVDS Fanout Buffer / Translator

The NB6L11S is a differential 1:2 clock or data receiver and will accept AnyLevel™ input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to LVDS and two identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB6L11S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The NB6L11S has a wide input common mode range from GND + 50 mV to  $V_{CC}$  – 50 mV. Combined with the 50  $\Omega$  internal termination resistors at the inputs, the NB6L11S is ideal for translating a variety of differential or single–ended Clock or Data signals to 350 mV typical LVDS output levels.

The NB6L11S is the 2.5 V version of the NB6N11S and is offered in a small 3 mm X 3 mm 16–QFN package. Application notes, models, and support documentation are available at <a href="https://www.onsemi.com">www.onsemi.com</a>.

#### **Features**

- Input Clock Frequency > 2.0 GHz
- Input Data Rate > 2.5 Gb/s
- RMS Clock Jitter -0.5 ps, Typical
- 622 Mb/s Data Dependent Jitter 6 ps, Typical
- 380 ps Typical Propagation Delay
- 120 ps Typical Rise and Fall Times
- Single Power Supply;  $V_{CC} = 2.5 \text{ V} \pm 5\%$
- These are Pb-Free Devices




Figure 2. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23-1}$  ( $V_{INPP} = 400$  mV; Input Signal DDJ = 14 ps)




# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM\*



QFN-16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week ■ Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 3. NB6L11S Pinout, 16-pin QFN (Top View)

**Table 1. PIN DESCRIPTION** 

| Pin | Name                | I/O                                 | Description   |
|-----|---------------------|-------------------------------------|---|
| 1   | Q0                  | LVDS Output                         | Non-inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 2   | Q0                  | LVDS Output                         | Inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 3   | Q1                  | LVDS Output                         | Non-inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 4   | Q1                  | LVDS Output                         | Inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.   |
| 5   | V <sub>CC</sub>     | -                                   | Positive Supply Voltage.  |
| 6   | NC                  |                                     | No Connect.   |
| 7   | V <sub>EE</sub>     |                                     | Negative Supply Voltage.  |
| 8   | V <sub>EE</sub>     |                                     | Negative Supply Voltage.  |
| 9   | $\overline{V_{TD}}$ | _                                   | Internal 50 $\Omega$ termination pin for $\overline{\mathrm{D}}$ .  |
| 10  | D                   | LVPECL, CML, LVDS,<br>LVCMOS, LVTTL | Inverted Differential Clock/Data Input (Note 1).  |
| 11  | D                   | LVPECL, CML, LVDS,<br>LVCMOS, LVTTL | Non-inverted Differential Clock/Data Input (Note 1).  |
| 12  | $V_{TD}$            | -                                   | Internal 50 $\Omega$ termination pin for $\overline{\mathrm{D}}.$   |
| 13  | V <sub>CC</sub>     | _                                   | Positive Supply Voltage.  |
| 14  | V <sub>CC</sub>     | -                                   | Positive Supply Voltage.  |
| 15  | V <sub>CC</sub>     | -                                   | Positive Supply Voltage.  |
| 16  | V <sub>CC</sub>     | -                                   | Positive Supply Voltage.  |
| EP  |                     |                                     | Exposed pad. The exposed pad (EP) on the package bottom must be attached to a heat–sinking conduit. The exposed pad may only be electrically connected to V <sub>EE</sub> . |

<sup>1.</sup> In the differential configuration when the input termination pins(VTD0/VTD0, VTD1/ VTD1) are connected to a common termination voltage or left open, and if no signal is applied on D0/D0, D1/D1 input, then the device will be susceptible to self–oscillation.

**Table 2. ATTRIBUTES** 

| Charact  | Value   |                             |  |  |  |
|--|---|-----------------------------|--|--|--|
| ESD Protection   | Human Body Model<br>Machine Model<br>Charged Device Model | > 2 kV<br>> 200 V<br>> 1 kV |  |  |  |
| Moisture Sensitivity (Note 2)                          | Pb-Free Pkg   |                             |  |  |  |
|  | QFN-16  | Level 1                     |  |  |  |
| Flammability Rating Oxygen Inde                        | UL 94 V-0 @ 0.125 in                                      |                             |  |  |  |
| Transistor Count                                       | 225   |                             |  |  |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |   |                             |  |  |  |

<sup>2.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

| Symbol            | Parameter   | Condition 1             | Condition 2              | Rating       | Unit         |
|-------------------|---|-------------------------|--------------------------|--------------|--------------|
| V <sub>CC</sub>   | Positive Power Supply   | GND = 0 V               |                          | 3.8          | V            |
| V <sub>IN</sub>   | Positive Input  | GND = 0 V               | $V_{IN} \le V_{CC}$      | 3.8          | V            |
| I <sub>IN</sub>   | Input Current Through R <sub>T</sub> (50 Ω Resistor)  | Static<br>Surge         |                          | 35<br>70     | mA<br>mA     |
| l <sub>OSC</sub>  | Output Short Circuit Current Line-to-Line (Q to $\overline{\mathbf{Q}}$ ) Line-to-End (Q or $\overline{\mathbf{Q}}$ to GND) | Q or Q<br>Q to Q to GND | Continuous<br>Continuous | 12<br>24     | mA           |
| T <sub>A</sub>    | Operating Temperature Range   | QFN-16                  |                          | -40 to +85   | °C           |
| T <sub>stg</sub>  | Storage Temperature Range   |                         |                          | -65 to +150  | °C           |
| $\theta_{JA}$     | Thermal Resistance (Junction-to-Ambient) (Note 3)   | 0 lfpm<br>500 lfpm      | QFN-16<br>QFN-16         | 41.6<br>35.2 | °C/W<br>°C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case)   | 1S2P (Note 3)           | QFN-16                   | 4.0          | °C/W         |
| T <sub>sol</sub>  | Wave Solder Pb-Free   |                         |                          | 265          | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, CLOCK INPUTS, LVDS OUTPUTS  $V_{CC}$  = 2.375 V to 2.625 V, GND = 0 V,  $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ 

| Symbol           | Characteristic  | Min                   | Тур  | Max                   | Unit |
|------------------|---|-----------------------|------|-----------------------|------|
| I <sub>CC</sub>  | Power Supply Current (Note 8)   |                       | 30   | 45                    | mA   |
| DIFFERE          | NTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 15, 16, 20, and 22)                   |                       |      |                       |      |
| V <sub>th</sub>  | Input Threshold Reference Voltage Range (Note 7)                                | GND +100              |      | V <sub>CC</sub> - 100 | mV   |
| V <sub>IH</sub>  | Single-ended Input HIGH Voltage   | V <sub>th</sub> + 100 |      | V <sub>CC</sub>       | mV   |
| V <sub>IL</sub>  | Single-ended Input LOW Voltage  | GND                   |      | V <sub>th</sub> – 100 | mV   |
| DIFFERE          | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 11, 12, 13, 14, 21, and 23)         |                       |      |                       |      |
| V <sub>IHD</sub> | Differential Input HIGH Voltage   | 100                   |      | V <sub>CC</sub>       | mV   |
| V <sub>ILD</sub> | Differential Input LOW Voltage  | GND                   |      | V <sub>CC</sub> - 100 | mV   |
| V <sub>CMR</sub> | Input Common Mode Range (Differential Configuration)                            | GND + 50              |      | V <sub>CC</sub> - 50  | mV   |
| V <sub>ID</sub>  | Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )               | 100                   |      | V <sub>CC</sub> - GND | mV   |
| R <sub>TIN</sub> | Internal Input Termination Resistor   | 40                    | 50   | 60                    | Ω    |
| LVDS OU          | TPUTS (Note 4)  |                       |      |                       |      |
| V <sub>OD</sub>  | Differential Output Voltage   | 250                   |      | 450                   | mV   |
| $\Delta V_{OD}$  | Change in Magnitude of V <sub>OD</sub> for Complementary Output States (Note 9) | 0                     | 1    | 25                    | mV   |
| Vos              | Offset Voltage (Figure 19)  | 1125                  |      | 1375                  | mV   |
| $\Delta V_{OS}$  | Change in Magnitude of V <sub>OS</sub> for Complementary Output States (Note 9) | 0                     | 1    | 25                    | mV   |
| V <sub>OH</sub>  | Output HIGH Voltage (Note 5)  |                       | 1425 | 1600                  | mV   |
| V <sub>OL</sub>  | Output LOW Voltage (Note 6)   | 900                   | 1075 |                       | mV   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. LVDS outputs require 100  $\Omega$  receiver termination resistor between differential pair. See Figure 18.

- V<sub>OH</sub>max = V<sub>OS</sub>max + ½ V<sub>OD</sub>max.
   V<sub>OL</sub>max = V<sub>OS</sub>min ½ V<sub>OD</sub>max.
   V<sub>th</sub> is applied to the complementary input when operating in single-ended mode.
   Input termination pins open, D/D at the DC level within V<sub>CMR</sub> and output pins loaded with R<sub>L</sub> = 100 Ω across differential.
- 9. Parameter guaranteed by design verification not tested in production.

Table 5. AC CHARACTERISTICS  $V_{CC} = 2.375 \text{ V}$  to 2.625 V, GND = 0 V; (Note 10)

|  |  | -40°C             |                            | 25°C                     |                   | 85°C                       |                          |                   |                            |                          |      |
|--|--|-------------------|----------------------------|--------------------------|-------------------|----------------------------|--------------------------|-------------------|----------------------------|--------------------------|------|
| Symbol                                 | Characteristic   | Min               | Тур                        | Max                      | Min               | Тур                        | Max                      | Min               | Тур                        | Max                      | Unit |
| V <sub>OUTPP</sub>                     | Output Voltage Amplitude (@ $V_{INPPmin}$ ) $f_{in} \le 1.0 \; GHz$ (Figure 4) $f_{in} = 1.5 \; GHz$ $f_{in} = 2.0 \; GHz$   | 220<br>200<br>170 | 350<br>300<br>270          |                          | 220<br>200<br>170 | 350<br>300<br>270          |                          | 220<br>200<br>170 | 350<br>300<br>270          |                          | mV   |
| f <sub>DATA</sub>                      | Maximum Operating Data Rate  | 1.5               | 2.5                        |                          | 1.5               | 2.5                        |                          | 1.5               | 2.5                        |                          | Gb/s |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Differential Input to Differential Output<br>Propagation Delay   | 250               |                            | 450                      | 250               | 380                        | 450                      | 250               |                            | 450                      | ps   |
| t <sub>SKEW</sub>                      | Duty Cycle Skew (Note 11) Within Device Skew (Note 16) Device-to-Device Skew (Note 15)   |                   | 8<br>5<br>30               | 45<br>25<br>100          |                   | 8<br>5<br>30               | 45<br>25<br>100          |                   | 8<br>5<br>30               | 45<br>25<br>100          | ps   |
| UITTER                                 | RMS Random Clock Jitter (Note 13) $ \begin{aligned} &f_{\text{in}} = 1.0 \text{ GHz} \\ &f_{\text{in}} = 1.5 \text{ GHz} \end{aligned} $ Peak-to-Peak Data Dependent Jitter (Note 14) $ \begin{aligned} &f_{DATA} = 622 \text{ Mb/s} \\ &f_{DATA} = 1.5 \text{ Gb/s} \\ &f_{DATA} = 2.488 \text{ Gb/s} \end{aligned} $ |                   | 0.5<br>0.5<br>6<br>7<br>10 |                          |                   | 0.5<br>0.5<br>6<br>7<br>10 |                          |                   | 0.5<br>0.5<br>6<br>7<br>10 |                          | ps   |
| V <sub>INPP</sub>                      | Input Voltage Swing/Sensitivity<br>(Differential Configuration) (Note 12)  | 100               |                            | V <sub>CC</sub> -<br>GND | 100               |                            | V <sub>CC</sub> -<br>GND | 100               |                            | V <sub>CC</sub> -<br>GND | mV   |
| t <sub>r</sub><br>t <sub>f</sub>       | Output Rise/Fall Times @ 250 MHz Q, Q (20% – 80%)  | 70                | 120                        | 170                      | 70                | 120                        | 170                      | 70                | 120                        | 170                      | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 11. See Figure 17 differential measurement of  $t_{skew} = |t_{PLH} t_{PHL}|$  for a nominal 50% differential clock input waveform @ 250 MHz. 12. Input voltage swing is a single–ended measurement operating in differential mode.
- 13. RMS jitter with 50% Duty Cycle input clock signal.
- 14. Deterministic jitter with input NRZ data at PRBS 2<sup>23</sup>–1 and K28.5.
- 15. Skew is measured between outputs under identical transition @ 250 MHz.
- 16. The worst case condition between  $Q0/\overline{Q0}$  and  $Q1/\overline{Q1}$  from either  $D0/\overline{D0}$  or  $D1/\overline{D1}$ , when both outputs have the same transition.




Figure 4. Output Voltage Amplitude (V<sub>OUTPP</sub>) versus Input Clock Frequency ( $f_{in}$ ) and Temperature (@  $V_{CC}$  = 2.5 V)

<sup>10.</sup> Measured by forcing  $V_{INPPmin}$  with 50% duty cycle clock source and  $V_{CC}$  – 1400 mV offset. All loading with an external  $R_L$  = 100  $\Omega$  across "D" and "D" of the receiver. Input edge rates 150 ps (20%–80%).




Figure 5. Typical Phase Noise Plot at f<sub>carrier</sub> = 622.08 MHz




Figure 7. Typical Phase Noise Plot at  $f_{carrier} = 1.5 \text{ GHz}$ 

The above phase noise plots captured using Agilent E5052A show additive phase noise of the NB6L11S device at frequencies 622.08 MHz, 1 GHz, 1.5 GHz and 2 GHz respectively at an operating voltage of 2.5 V in room temperature. The RMS Phase Jitter contributed by the




Figure 6. Typical Phase Noise Plot at f<sub>carrier</sub> = 1 GHz




Figure 8. Typical Phase Noise Plot at f<sub>carrier</sub> = 2 GHz

device (integrated between 12 kHz and 20 MHz; as shown in the shaded region of the plot) at each of the frequencies is 40 fs, 22 fs, 14 fs and 12 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.




Figure 9. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23-1}$  and OC48 mask ( $V_{INPP} = 100$  mV; Input Signal DDJ = 14 ps)




Figure 10. Input Structure




Figure 11. LVPECL Interface




Figure 13. Standard 50  $\Omega$  Load CML Interface




Figure 15. LVCMOS Interface




Figure 12. LVDS Interface




Figure 14. HSTL Interface




Figure 16. LVTTL Interface

 ${}^{\star}R_{TIN}$ , Internal Input Termination Resistor.




Figure 17. AC Reference Measurement




Figure 18. Typical LVDS Termination for Output Driver and Device Evaluation




Figure 19. LVDS Output




Figure 20. Differential Input Driven Single-Ended




Figure 21. Differential Inputs Driven Differentially




Figure 22. V<sub>th</sub> Diagram





Figure 23. V<sub>CMR</sub> Diagram

# **ORDERING INFORMATION**

| Device                                  | Package                       | Shipping <sup>†</sup> |  |  |  |
|---|-------------------------------|-----------------------|--|--|--|
| NB6L11SMNG                              | QFN-16, 3 X 3 mm<br>(Pb-Free) | 123 Units / Rail      |  |  |  |
| NB6L11SMNR2G QFN-16, 3 X 3 mm (Pb-Free) |                               | 3000 / Tape & Reel    |  |  |  |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS





- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION b APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

  L<sub>max</sub> CONDITION CAN NOT VIOLATE 0.2 MM
  MINIMUM SPACING BETWEEN LEAD TIP AND FLAG

|     | MILLIMETERS |      |  |  |  |  |
|-----|-------------|------|--|--|--|--|
| DIM | MIN         | MAX  |  |  |  |  |
| Α   | 0.80        | 1.00 |  |  |  |  |
| A1  | 0.00        | 0.05 |  |  |  |  |
| АЗ  | 0.20        | REF  |  |  |  |  |
| b   | 0.18        | 0.30 |  |  |  |  |
| D   | 3.00 BSC    |      |  |  |  |  |
| D2  | 1.65        | 1.85 |  |  |  |  |
| Е   | 3.00 BSC    |      |  |  |  |  |
| E2  | 1.65        | 1.85 |  |  |  |  |
| е   | 0.50 BSC    |      |  |  |  |  |
| Κ   | 0.18 TYP    |      |  |  |  |  |
| L   | 0.30        | 0.50 |  |  |  |  |
| L1  | 0.00        | 0.15 |  |  |  |  |

#### **SOLDERING FOOTPRINT\***





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NB6L11S), may be covered by U.S. patents including 6,362,644. There may be other patents pending.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative