

July 2001 Revised November 2005

# NC7NZU04

# TinyLogic® UHS Unbuffered Inverter

# **General Description**

The NC7NZU04 is a triple unbuffered inverter from Fairchild's Ultra High Speed Series of TinyLogic®. The special purpose unbuffered circuit design is primarily intended for crystal oscillator or analog applications. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{\rm CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{\rm CC}$  range.

#### **Features**


- Space saving US8 surface mount package
- MicroPak™ Pb-Free leadless package
- Unbuffered for crystal oscillator and analog applications
- Balanced Output Drive; ± 8 mA at 4.5V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65V to 5.5V
- Low Quiescent Power;  $I_{CC} < 1 \mu A$ ,  $V_{CC} = 5.5 V$ ,  $T_A = 25 ^{\circ} C$

# **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7NZU04K8X	MAB08A		8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7NZU04L8X	MAC08A	U6	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.


# **Logic Symbol**



# **Pin Descriptions**

Pin Names	Description
Α	Input
Y	Output


# **Function Table**



TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.

L = LOW Logic Level

# **Connection Diagrams**




AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the Top

Product Code Mark left to right, Pin One is the lower left pin (see diagram).

#### Pad Assignment for MicroPak



(Top Thru View)

MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

# **Absolute Maximum Ratings**(Note 1)

# +7V Conditions (Note 2)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +7V \\ DC Input Voltage (V_{IN}) & -0.5V to +7V \\ DC Output Voltage (V_{OUT}) & -0.5V to +7V \\ DC Input Diode Current (I_{IK}) \\ \end{tabular}$ 

 $@V_{IN} < -0.5V$  -50 mA  $@V_{IN} > V_{CC} + 0.5V$  +20 mA

DC Output Diode Current (I<sub>OK</sub>)

Junction Lead Temperature (T<sub>L</sub>);

(Soldering, 10 seconds)  $$260^{\circ}\text{C}$$  Power Dissipation (PD) @ +85°C  $$250\,\text{mW}$$ 

**Recommended Operating** 

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	1	Γ <sub>A</sub> = +25°C	;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Syllibol	rarameter	(V)	Min	Тур	Max	Min	Max	Ullits	Con	iditions
V <sub>IH</sub>	HIGH Level Input Voltage	1.65 to 2.7	0.85 V <sub>CC</sub>			0.85 V <sub>CC</sub>		V		
		3.0 to 5.5	0.8 V <sub>CC</sub>			0.8 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level Input Voltage	1.65 to 2.7			0.15 V <sub>CC</sub>		0.15 V <sub>CC</sub>	V		
		3.0 to 5.5			$0.2\mathrm{V}_{\mathrm{CC}}$		0.2 V <sub>CC</sub>	V		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.1	2.3		2.1			V -V	I <sub>OH</sub> = -100 μA
		3.0	2.7	3.0		2.7			$v_{IN} = v_{IL}$	10Η = -100 μΑ
		4.5	4.0	4.4		4.0				
		1.65	1.29	1.52		1.29		V		$I_{OH} = -2 \text{ mA}$
		2.3	1.9	2.14		1.9				$I_{OH} = -2 \text{ mA}$
		3.0	2.4	2.75		2.4			V - CND	$I_{OH} = -4 \text{ mA}$
		3.0	2.3	2.61		2.3			VIN - CIVID	$I_{OH} = -6 \text{ mA}$
		4.5	3.8	4.13		3.8				$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.2		0.2		V -V	
		2.3		0.0	0.2		0.2			I <sub>OL</sub> = 100 μA
		3.0		0.0	0.3		0.3		v <sub>IN</sub> = v <sub>IH</sub>	I <sub>OL</sub> = 100 μA
		4.5		0.0	0.5		0.5			
		1.65		0.08	0.24		0.24	V		I <sub>OL</sub> = 2 mA
		2.3		0.10	0.3		0.3			$I_{OL} = 2 \text{ mA}$
		3.0		0.17	0.4		0.4		V -V	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 6 \text{ mA}$
		3.0		0.25	0.55		0.55		vIN = vCC	$I_{OL} = 6 \text{ mA}$
		4.5		0.26	0.55		0.55			$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±0.1		±1.0	μА	$V_{IN} = 5.5V$ ,	GND
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			1		10	μΑ	$V_{IN} = 5.5V$ ,	GND
I <sub>CCPEAK</sub>	Peak Supply Current in	1.8		1				mA	V <sub>OUT</sub> = Ope	en
	Analog Operation	2.5		2					$V_{IN} = Adjus$	t for
		3.3		5					Peak I <sub>CC</sub> C	urrent
		5.0		15						
-									•	-

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	Figure Number
Cymbol	rarameter	(V)	Min	Тур	Max	Min	Max	Onits	Conditions	
t <sub>PLH</sub> ,	Propagation Delay	$1.8 \pm 0.05$	1.0		8.5	1.0	9.0			
t <sub>PHL</sub>		$2.5 \pm 0.2$	0.8		6.2	0.8	6.5	ns	$C_L = 15 pF$ ,	Figures
		$3.3 \pm 0.3$	0.5		4.5	0.5	4.8	115	$R_L = 1 M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5		3.9	0.5	4.1			
t <sub>PLH</sub> ,	Propagation Delay	$3.3 \pm 0.3$	1.0		6.0	1.0	6.5	ns	$C_L = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0 \pm 0.5$	0.8		5.0	0.8	5.5	115	$R_L=500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		2.5				pF		
C <sub>PD</sub>	Power Dissipation	3.3		9				pF	(Note 3)	Figure 2
	Capacitance	5.0		11				ы	(14016-3)	i igule 2


Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:

I<sub>CCD</sub> = (C<sub>PD</sub>)(V<sub>CC</sub>)(f<sub>IN</sub>) + (I<sub>CC</sub>static).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 pF, V_{IH} = 5.0 V, V_{IL} = 0 V$	5.0	0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50pF, V_{IH} = 5.0V, V_{IL} = 0V$	5.0	-0.8	V

# **AC Loading and Waveforms**



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz;  $t_W = 500 \ \text{ns}$ 

FIGURE 1. AC Test Circuit



Application Note: When operating the NC7NZU04's unbuffered output stage in its linear range, as in oscillator applications, care must be taken to observe maximum power rating for the device and package. The high drive nature of the design of the output stage will result in substantial simultaneous conduction currents when the stage is in the linear region. See the  $l_{\rm CCPEAK}$  Specification in the DC Electrical Characteristics table.

 $\begin{aligned} & \text{Input} = \text{AC Waveform; } t_{\text{r}} = t_{\text{f}} = 1.8 \text{ ns;} \\ & \text{PRR} = \text{variable; Duty Cycle} = 50\% \end{aligned}$ 

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms

# Tape and Reel Specification TAPE FORMAT for US8

TAI ET ORMAT TOT C	700			
Package	Package Tape		Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


# TAPE DIMENSIONS inches (millimeters)



### TAPE FORMAT for MicroPak

Package	Package Tape		Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


# TAPE DIMENSIONS inches (millimeters)




# Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X W<sub>3</sub> W<sub>2</sub>


Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.5/-0.00)	(14.40)	(W1 + 2.00/-1.00)


# Physical Dimensions inches (millimeters) unless otherwise noted






#### LAND PATTERN RECOMMENDATION







# NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-187
   B. DIMENSIONS ARE IN MILLIMETERS.
   C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

### MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994
- 4/PIN 1 FLAG, END OF PACKAGE OFFSET.

MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com