NC7S04 TinyLogic™ HS Inverter

FAIRCHILD

SEMICONDUCTOR

NC7S04 TinyLogic™ HS Inverter

General Description

The NC7S04 is a single high performance CMOS Inverter. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad $V_{\rm CC}$ range. ESD protection diodes inherently guard both input and output with respect to the $V_{\rm CC}$ and GND rails. Three stages of gain between input and output assures high noise immunity and reduced sensitivity to input edge rate.

Features

■ Space saving SOT23 or SC70 5-lead package

June 1996

Revised November 1999

- High Speed: t_{PD} = 3 ns typ
- \blacksquare Low Quiescent Power: I_CC < 1 μA
- Balanced Output Drive: 2 mA I_{OL}, -2 mA I_{OH}
- Broad V_{CC} Operating Range: 2V 6V
- Balanced Propagation Delays
- Specified for 3V operation

Ordering Code:

Order Number	Package Number	Package Top Mark	Package Description	Supplied As	
NC7S04M5	MA05B	7S04	5-Lead SOT23 JEDEC MO-178, 1.6mm	250 Units On Tape and Reel	
NC7S04M5X	MA05B	7S04	5-Lead SOT23 JEDEC MO-178, 1.6mm	3k Units on Tape and Reel	
NC7S04P5	MAA05A	S04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units On Tape and Reel	
NC7S04P5X	MAA05A	S04	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel	

Logic Symbol **Connection Diagram** IEEE/IEC NC 1 5 V_{CC} 1 GND 3 4 (Top View) **Function Table Pin Descriptions** $Y = \overline{A}$ Pin Names Description Output Input Input А Α Υ Output Н L NC No Connect н L H = HIGH Logic Level L = LOW Logic Level TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS012139

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
@V _{IN} ≤ -0.5V	–20 mA
$@V_{IN} \ge V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _{IN})	-0.5V to V _{CC} +0.5V
DC Output Diode Current (I _{OK})	
$@V_{OUT} \le -0.5V$	–20 mA
$@V_{OUT} \ge V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _{OUT})	–0.5V to V _{CC} +0.5V
DC Output Source or Sink	
Current (I _{OUT})	±12.5 mA
DC V _{CC} or Ground Current per	
Output Pin (I _{CC} or I _{GND})	±25 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ +85°C	
SOT23-5	200 mW
SC70-5	150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to 6.0V
Input Voltage (V _{IN})	0V to V_{CC}
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
V _{CC} @ 2.0V	0 to 1000 ns
V _{CC} @ 3.0V	0 to 750 ns
V _{CC} @ 4.5V	0 to 500 ns
V _{CC} @ 6.0V	0 to 400 ns
Thermal Resistance (θ_{JA})	
SOT23-5	300°C/W
SC70-5	425°C/W

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications. Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
V _{IH}	HIGH Level Input Voltage	2.0	1.50			1.50		V	
		3.0-6.0	0.7 V _{CC}			0.7 V _{CC}		v	
V _{IL}	LOW Level Input Voltage	2.0			0.50		0.50	V	
		3.0-6.0			0.3 V _{CC}		0.3 V _{CC}	v	
V _{OH}	HIGH Level Output Voltage	2.0	1.90	2.0		1.90		V	
		3.0	2.90	3.0		2.90			$I_{OH} = -20 \ \mu A$ $V_{IN} = V_{IL}$
		4.5	4.40	4.5		4.40		v	$V_{IN} = V_{IL}$
		6.0	5.90	6.0		5.90			
									$V_{IN} = V_{IL}$
		3.0	2.68	2.85		2.63		V	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.35		4.13		v	$I_{OH} = -2 \text{ mA}$
		6.0	5.68	5.85		5.63			$I_{OH} = -2.6 \text{ mA}$
V _{OL}	LOW Level Output Voltage	2.0		0.0	0.10		0.10		
		3.0		0.0	0.10		0.10	V	$I_{OL} = 20 \ \mu A$
		4.5		0.0	0.10		0.10	v	$V_{IN} = V_{IH}$
		6.0		0.0	0.10		0.10		
									$V_{IN} = V_{IH}$
		3.0		0.1	0.26		0.33	V	$I_{OL} = 1.3 \text{ mA}$
		4.5		0.1	0.26		0.33	v	$I_{OL} = 2 \text{ mA}$
		6.0		0.1	0.26		0.33		$I_{OL} = 2.6 \text{ mA}$
I _{IN}	Input Leakage Current	6.0			±0.1		±1.0	μA	$V_{IN} = V_{CC}, GND$
I _{CC}	Quiescent Supply Current	6.0			1.0		10.0	μA	$V_{IN} = V_{CC}, GND$


Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	Fig. No.	
		(V)	Min	Тур	Max	Min	Max	Units	conditions	Fig. NO.
t _{PLH} ,	Propagation Delay	5.0		3	15			ns	C _L = 15 pF	Figure 1
t _{PHL}		2.0		18	100		125		$C_L = 50 \text{ pF}$	Figure 3
		3.0		10	27		35	ns		
		4.5		7	20		25	115		
		6.0		6	17		21			
t _{TLH} ,	Output Transition Time	5.0		3	10			ns	$C_L = 15 \text{ pF}$	Figure 1
t _{THL}		2.0		25	125		155		$C_L = 50 \text{ pF}$	Figure 3
		3.0		16	35		45	ns		
		4.5		11	25		31	115		
		6.0		9	21		26			
CIN	Input Capacitance	Open		2	10		10	pF		1
CPD	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2

 CPD
 Prower Dissipation Capacitance
 5.0
 6
 pF
 (Note 3)
 Figure

 Note 3: CPD is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) CPD is related to I_{CCD} dynamic operating current by the expression:
 Figure

 $I_{CCD} = (C_{PD}) \ (V_{CC}) \ (f_{IN}) + (I_{CC} static). \label{eq:lccd}$

AC Loading and Waveforms




www.fairchildsemi.com





Tape and Reel Specification


TAPE FORMAT				
Package	Таре	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5, P5	Carrier	250	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)












	BEND RADIUS NOT TO SCALE								
Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W		
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004		
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8±0.1)		
SOT23-5	8 mm	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012		
	0 11111	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)		







NC7S04 TinyLogic™ HS Invertei

www.fairchildsemi.com