

August 2001 Revised September 2004

# NC7SZ27

# TinyLogic® UHS 3-Input NOR Gate

#### **General Description**

The NC7SZ27 is a single 3-Input NOR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{\rm CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{\rm CC}$  range. The inputs and output are high impedance when  $V_{\rm CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{\rm CC}$  operating voltage.

#### **Features**

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed: t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive: ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65V–5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

## **Ordering Code:**

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ27P6X	MAA06A	Z27	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ27L6X	MAC06A	E9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

# **Logic Symbol**



## **Pin Descriptions**

Pin Names	Description
A, B, C	Inputs
Υ	Output

#### **Function Table**

$$Y = \overline{A + B + C}$$


Α	В	С	Y
Н	X	Х	L
X	Н	X	L
Х	X	Н	L
L	L	L	Н

H = HIGH Logic Level

L = LOW Logic Level X = Don't Care

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MlcroPak$^{\text{TM}}$ is a trademark of Fairchild Semiconductor Corporation.} \\$ 

# **Connection Diagrams**



#### Pin One Orientation Diagram




AAA represents Product Code Top Mark -see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the Top

Product Code Mark left to right, Pin One is the lower left pin (see diagram)

#### Pad Assignment for MicroPak



(Top Thru View)

## Absolute Maximum Ratings(Note 1)

-0.5V to +7.0V Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V DC Input Voltage (V<sub>IN</sub>) DC Output Voltage (V<sub>OUT</sub>) -0.5V to +7.0VDC Input Diode Current (I<sub>IK</sub>)

@  $V_{IN} < -0.5V$ -50 mA @ V<sub>IN</sub> > 6V +20 mA

DC Output Diode Current (I<sub>OK</sub>)

 $0 V_{OUT} < -0.5V$ -50 mA  $@V_{OUT} > 6V, V_{CC} = GND$ +20 mA DC Output Current (I<sub>OUT</sub>)  $\pm$  50 mA DC V<sub>CC</sub>/GND Current (I<sub>CC</sub>/I<sub>GND</sub>)  $\pm$  50 mA -65°C to +150°C Storage Temperature (T<sub>STG</sub>) Junction Temperature under Bias (T<sub>J</sub>) 150°C

Junction Lead Temperature (T<sub>L</sub>);

260°C (Soldering, 10 seconds)

Power Dissipation (P<sub>D</sub>) @ +85°C

SC70-5 150 mW

## **Recommended Operating** Conditions (Note 2)

Supply Voltage Operating ( $V_{CC}$ ) 1.65V to 5.5V Supply Voltage Data Retention (V<sub>CC</sub>) 1.5V to 5.5V Input Voltage (V<sub>IN</sub>) 0V to 5.5V Output Voltage (V<sub>OUT</sub>) 0V to  $V_{CC}$ -40°C to +85°C Operating Temperature (T<sub>A</sub>)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $V_{CC}$  @ 1.8V, 2.5V  $\pm 0.2 V$ 0 ns/V to 20 ns/V  $V_{CC}$  @  $3.3V \pm 0.3V$ 0 ns/V to 10 ns/V  $V_{CC}$  @  $5.0V \pm 0.5V$ 0 ns to 5 ns/V  $\,$ 

Thermal Resistance  $(\theta_{JA})$ 

SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifi-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	7	Γ <sub>A</sub> = +25°	С	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units Cond		ditions
Symbol	rarameter	(V)	Min	Тур	Max	Min	Max	Units	Containons	
V <sub>IH</sub>	HIGH Level Input Voltage	$1.8 \pm 0.15$	0.75V <sub>CC</sub>			0.75V <sub>CC</sub>		V		
		2.3 to 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level Input Voltage	$1.8 \pm 0.15$			0.25V <sub>CC</sub>		0.25V <sub>CC</sub>	V		
		2.3 to 5.5			$0.3~\mathrm{V}_{\mathrm{CC}}$		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2			$V_{IN} = V_{II}$	I <sub>OH</sub> =–100μA
		3.0	2.9	3.0		2.9			AIN — AIT	10Η100μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V		I <sub>OH</sub> = -4mA
		2.3	1.9	2.15		1.9				$I_{OH} = -8mA$
		3.0	2.4	2.80		2.4				I <sub>OH</sub> =-16mA
		3.0	2.3	2.68		2.3				I <sub>OH</sub> =-24mA
		4.5	3.8	4.20		3.8				I <sub>OH</sub> =-32mA
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1		V <sub>IN</sub> =V <sub>IH</sub>	I <sub>OL</sub> =100μA
		3.0		0.0	0.1		0.1		*IN-*IH	ιοι-τοομιτ
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V		I <sub>OL</sub> = 4mA
		2.3		0.10	0.3		0.3			$I_{OL}$ = 8mA
		3.0		0.15	0.4		0.4			I <sub>OL</sub> =16mA
		3.0		0.22	0.55		0.55			I <sub>OL</sub> =24mA
		4.5		0.22	0.55		0.55			I <sub>OL</sub> =32mA
I <sub>IN</sub>	Input Leakage Current	0 to 5.5			±1		±10	μΑ	$V_{IN} = 5.5V$ ,	
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μΑ	V <sub>IN</sub> or V <sub>OUT</sub>	
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$ ,	GND

## **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	Figure
Cymbol	i di dilicici	(V)	Min	Тур	Max	Min	Max	00	Conditions	Number
t <sub>PLH</sub> ,	Propagation Delay	$1.8 \pm 0.15$	2.0	10.0	18.5	2.0	19.0			
t <sub>PHL</sub>		$2.5 \pm 0.2$	0.8	5.0	10.5	0.8	11.0	ns	$C_L = 15 pF$ ,	Figures 1, 3
		$3.3\pm0.3$	0.5	3.2	8.0	0.5	8.5	115	$R_L = 1 M\Omega$	
		$5.0 \pm 0.5$	0.5	2.6	5.5	0.5	6.0			
t <sub>PLH</sub> ,	Propagation Delay	$3.3 \pm 0.3$	1.5	3.9	8.0	1.5	8.5	ns	$C_L = 50 \text{ pF},$	Figures
$t_{PHL}$		$5.0 \pm 0.5$	0.8	2.9	5.5	0.8	6.0	115	$R_L = 500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		4				pF		
C <sub>PD</sub>	Power Dissipation	3.3		23				pF	(Note 3)	Figure 2
	Capacitance	5.0		30				PΓ	(INOIG 3)	r igule 2


Note 3:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption ( $I_{CCD}$ ) at no output loading and operating at 50% duty cycle. (See Figure 2.)  $C_{PD}$  is related to  $I_{CCD}$  dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{\parallel N}) + (I_{CC}static)$ .

# **AC Loading and Waveforms**



 ${
m C_L}$  includes load and stray capacitance Input PRR = 1.0 MHz;  ${
m t_W}$  = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveform;  $t_r = t_f = 1.8 \text{ ns}$ ;

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2.  $I_{CCD}$  Test Circuit





FIGURE 3. AC Waveforms


# **Tape and Reel Specification**


# TAPE FORMAT for SC70

TAI E I OKWATIO	7010			
Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

#### TAPE DIMENSIONS inches (millimeters)







BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	0 mm	0.093	0.096	$0.138 \pm 0.004$	$0.053 \pm 0.004$	0.157	$0.315 \pm 0.004$
	8 mm	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)


1.15±0.05

# Tape and Reel Specification (Continued)


#### TAPE FORMAT for MicroPak

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L6X	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed





# REEL DIMENSIONS inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

# Physical Dimensions inches (millimeters) unless otherwise noted 0.65 2.00±0.20 B 1.25±0.10 2.10±0.10 0.20 +0.10 LAND PATTERN RECOMMENDATION ◆ max 0.1 **②** SEE DETAIL A 0.95±0.15 max 0.1 R0.14-GAGE PLANE R0.10 0.20 - 0.425 NOMINAL DETAIL A NOTES: MAA06ARevC

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com