

September 1996 Revised March 2002

NC7SZ32

TinyLogic™ UHS 2-Input OR Gate

General Description

The NC7SZ32 is a single 2-Input OR Gate from Fairchild's Ultra High Speed Series of TinyLogic™. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 6V independent of V_{CC} operating voltage.

Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Ultra high speed t_{PD} 2.4 ns Typ into 50 pF at 5V V_{CC}
- High output drive ±24 mA at 3V V_{CC}
- Broad V_{CC} operating range 1.65V–5.5V
- Matches the performance of LCX when operated at $3.3V V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V-3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ32M5X	MA05B	7Z32	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ32P5X	MAA05A	Z32	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ32L6X	MAC06A	HH	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions

Pin Names	Description
A, B	Inputs
Y	Output
NC	No Connect

Function Table

$$Y = A + B$$


Inj	Output			
Α	A B			
L	L	L		
L	Н	Н		
Н	L	Н		
Н	Н	Н		

H = HIGH Logic Level


L = LOW Logic Level

Connection Diagrams

Pin Assignments for SC70 and SOT23



Pad Assignments for MicroPak



(Top Thru View)

TinyLogic™ and MicroPak™ are trademarks of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 1)

$$\begin{split} & \text{Supply Voltage (V}_{CC}) & -0.5 \text{V to } +6 \text{V} \\ & \text{DC Input Voltage (V}_{IN}) & -0.5 \text{V to } +6 \text{V} \\ & \text{DC Output Voltage (V}_{OUT}) & -0.5 \text{V to } +6 \text{V} \\ & \text{DC Input Diode Current (I}_{IK}) \\ & @V_{IN} < -0.5 \text{V} & -50 \text{ mA} \end{split}$$

@V_{IN} < -0.5V -50 MA

@V_{IN} >6V +20 MA

DC Output Diode Current (I_{OK})

 $\begin{tabular}{lll} @V_{OUT}<-0.5V & -50 \ mA\\ @V_{OUT}>6V, (V_{CC}=GND) & +20 \ mA\\ DC \ Output \ Current \ (I_{OUT}) & \pm50 \ mA\\ DC \ V_{CC}/GND \ Current \ (I_{CC}/I_{GND}) & \pm50 \ mA\\ Storage \ Temperature \ (T_{STG}) & -65^{\circ}C \ to +150^{\circ}C\\ \end{tabular}$

Junction Temperature under Bias (T_J) 150°C

Junction Lead Temperature (T_L) ;

Soldering, 10 seconds 260°C

Power Dissipation (P_D) @ +85°C

SOT23-5 200 mW SC70-5 150 mW

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t_r, t_f)

 $\begin{array}{lll} V_{CC} = 1.8 \text{V}, \ 2.5 \text{V} \pm 0.2 \text{V} & 0 \ \text{ns/V} \ \text{to} \ 20 \ \text{ns/V} \\ V_{CC} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \ \text{ns/V} \ \text{to} \ 10 \ \text{ns/V} \\ V_{CC} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \ \text{ns/V} \ \text{to} \ 5 \ \text{ns/V} \\ \end{array}$

Thermal Resistance (θ_{JA})

SOT23-5 300°C/W SC70-5 425°C/W

Note 1: Absolute Maximum Ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


Symbol	Parameter	v _{cc}	•	T _A = +25°C		T _A = -40°	C to +85°C	Units C		nditions
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input Voltage	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level Input Voltage	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
		2.3 to 5.5			$0.3~\mathrm{V}_{\mathrm{CC}}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	v		
V _{OH}	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		1.8	1.7	1.8		1.7				
		2.3	2.2	2.3		2.2		V	$V_{IN} = V_{IH}$	$I_{OH} = -100 \mu A$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	$V_{IN} = V_{IL}$	$I_{OL} = 100 \mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			I _{OL} = 4 mA
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±1		±10	μΑ	$V_{IN} = 5.5$, GND
I _{OFF}	Power Off Leakage Current	0.0			1		10	μΑ	V _{IN} or V _{OI}	_{JT} = 5.5V
I _{CC}	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$	/, GND

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure
		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions	Number
t _{PLH} ,	Propagation Delay	1.65	2.0	5.5	12.0	2.0	12.7			
t _{PHL}		1.8	2.0	4.6	10	2.0	10.5			
		2.5 ± 0.2	0.8	3.0	7.0	0.8	7.5	ns	$C_L = 15 \text{ pF},$ $R_L = 1M\Omega$	Figures 1, 3
		3.3 ± 0.3	0.5	2.4	4.7	0.5	5.0		$R_L = 1M\Omega$., 0
		5.0 ± 0.5	0.5	1.9	4.1	0.5	4.4			
t _{PLH} ,	Propagation Delay	3.3 ± 0.3	1.5	3.0	5.2	1.5	5.5	no	$C_L = 50 \text{ pF},$	Figures
t _{PHL}		5.0 ± 0.5	0.8	2.4	4.5	0.8	4.8	ns	$R_L = 500\Omega$	1, 3
C _{IN}	Input Capacitance	0		4				pF		
C _{PD}	Power Dissipation	3.3		20				pF	(Note 3)	Figure 2
	Capacitance	5.0		26				þΓ	(Note 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC}static).

AC Loading and Waveforms



C_L includes load and stray capacitance.

Input PRR = 1.0 MHz, $t_{\rm W}$ = 500 ns.


FIGURE 1. AC Test Circuit



Input = AC Waveforms; $t_r = t_f = 1.8 \text{ ns}$;

PRR = 10 MHz; Duty Cycle = 50%


FIGURE 2. $I_{\rm CCD}$ Test Circuit





Tape and Reel Specification TAPE FORMAT for SC70 and SOT23

TAILET ORMAN TOT GOT VANIA GG 125									
Package	Tape	Number	Cavity	Cover Tape					
Designator	Section	Cavities	Status	Status					
	Leader (Start End)	125 (typ)	Empty	Sealed					
M5X, P5X	Carrier	3000	Filled	Sealed					
	Trailer (Hub End)	75 (typ)	Empty	Sealed					

TAPE DIMENSIONS inches (millimeters)









					BEND R	ADIUS NOT TO SC	ALE
Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	9 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
	8 mm	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4) (8 ± 0.	(8 ± 0.1)
SOT23-5	0	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
	8 mm	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 + 0.11)	(4)	(8 ± 0.3)


Tape and Reel Specification (Continued) TAPE FORMAT for MicroPak Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed L6X Carrier 5000 Filled Sealed




Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X SCALE: 3X W₃ W₂

Tape Size	Α	В	С	D	N	W1	W2	W3
0	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com