

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor and is officers, employees, uniotificated use, even if such claim any manner.

Revised January 2005

NC7WZ86 TinyLogic
UHS Dual 2-Input Exclusive-OR Gate

NC7WZ86 TinyLogic® UHS Dual 2-Input Exclusive-OR Gate

General Description

FAIRCHILD

SEMICONDUCTOR

The NC7WZ86 is a dual 2-Input Exclusive-OR Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.

Features

- Space saving US8 surface mount package
- MicroPak[™] Pb-Free leadless package
- Ultra High Speed; t_{PD} 2.9 ns typ into 50 pF at 5V V_{CC}

April 2000

- High Output Drive; ± 24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

(Top Thru View)

Ordering Code:

			1		
	L	Product			
Order	Package	Code		Package Description	Supplied As
Number	Number	Top Mark			
NC7WZ86K8X	MAB08A	WZ86	8-Lead US8	, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Ree
NC7WZ86L8X	MAC08A	N7	Pb-Free 8-L	ead MicroPak, 1.6 mm Wide	5k Units on Tape and Re
Pb-Free package	per JEDEC J-ST	D-020B.			
Logic Sy	mbol			Connection Diagram	IS
	IE	EE/IEC			IB V _{CC}
	A1	= 1	`		$\Sigma \Gamma$
B1			'1	B1 [2] - 1	
A2					
	A2		<u> </u>	Y ₂ 3 7 7 7	
	А ₂ В ₂		- Y ₂		
D ' D	B ₂		∑_Y ₂		5 A2
Pin Desc	B ₂	5	∑_Y ₂	· ¬ · (5 A2
	B ₂)
	R2 riptions	Des	-	GND THE CTOP View	n Diagram
	B2 riptions rin Names A _n , B _n	Des	scription	ر Top View Pin One Orientation	n Diagram
	sriptions in Names A _n , B _n Y _n	Des	scription Input	(Top View Pin One Orientation	n Diagram
	sriptions in Names A _n , B _n Y _n	Des	scription Input	GND I CTop View (Top View Pin One Orientation (Top Veew	n Diagram
P	$\frac{B_2}{riptions}$	Des	scription Input	GND C (Top View (Top View Pin One Orientation (The View C A A A A A A A A A A A A A A A A A A	n Diagram ee ordering code Pin One location. Read the top
P	$\frac{B_2}{riptions}$	Des	scription Input	GND C (Top View (Top View Pin One Orientation (Treverse) Pin One Orientation Pin One Ori	n Diagram ee ordering code Pin One location. Read the top ne lower left pin (see diagram).
P	Eriptions in Names An, Bn Yn Table	Des	scription Input Dutput	(Top View Pin One Orientation (Top View Pin One Orientation (Terver Prose AAA represents Product Code Top Mark - s Note: Orientation of Top Mark determines	n Diagram ee ordering code Pin One location. Read the top ne lower left pin (see diagram).
P	Eriptions in Names An, Bn Yn Table Inputs	Des (/ = A⊕B	scription Input Dutput Output	(Top View Pin One Orientation For the second	n Diagram ee ordering code Pin One location. Read the top ne lower left pin (see diagram).
P	Pariptions riptions An, Bn Yn Table Inputs A	Des	scription Input Dutput Output Y	(Top View Pin One Orientation For the second	n Diagram n Diagram ee ordering code Pin One location. Read the top ne lower left pin (see diagram). or MicroPak

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

© 2005 Fairchild Semiconductor Corporation DS500272

н

L = LOW Logic Leve

н

H = HIGH Logic Leve

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7V
DC Input Voltage (V _{IN})	-0.5V to +7V
DC Output Voltage (V _{OUT})	-0.5V to +7V
DC Input Diode Current (IIK)	
$@V_{IN} < -0.5V$	–50 mA
DC Output Diode Current (I _{OK})	
@V _{OUT} < -0.5V	–50 mA
DC Output Current (I _{OUT})	\pm 50 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	± 100 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature under Bias (T_J)	150°C
Junction Lead Temperature (T _L);	
(Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ $+85^{\circ}C$	250 mW

Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V_{CC})	1.65V to 5.5V
Supply Voltage Data Retention (V_{CC})	1.5V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
V_{CC} = 1.8V \pm 0.15V, 2.5V $\pm 0.2V$	0 ns/V to 20 ns/V
$V_{CC} = 3.3V \pm 0.3V$	0 ns/V to 10 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ns/V to 5 ns/V
Thermal Resistance (θ_{JA})	250° C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused input must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	т	A = +25°	С	$T_A = -40^{\circ}C$	40°C to +85°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		$A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Cond	tions				
V _{IH}	HIGH Level Input Voltage	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		v						
		2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		v						
V _{IL}	LOW Level Input Voltage	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	v						
		2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	v						
V _{OH}	HIGH Level Output Voltage	1.65	1.55	1.65		1.55								
		2.3	2.2	2.3		2.2		v	V V V					
		3.0	2.9	3.0		2.9		vv	$V_{IN} = V_{IH}, V_{IL}$	$I_{OH} = -100 \ \mu A$				
		4.5	4.4	4.5		4.4								
		1.65	1.29	1.52		1.29				$I_{OH} = -4 \text{ mA}$				
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$				
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$				
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$				
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$				
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.1							
		2.3		0.0	0.1		0.1	v	$V_{IN} = V_{IH} \text{ or } V_{II} _{OI}$	1001				
		3.0		0.0	0.1		0.1	v	$v_{IN} = v_{IH} \text{ or } v_{IL}$	$I_{OL} = 100 \mu A$				
		4.5		0.0	0.1		0.1							
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$				
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$				
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$				
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$				
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$				
I _{IN}	Input Leakage Current	0 to 5.5			±0.1		±1	μΑ	$V_{IN} = 5.5V, GNE$)				
I _{OFF}	Power Off Leakage Current	0.0			1		10	μΑ	V_{IN} or $V_{OUT} = 5$.5V				
I _{CC}	Quiescent Supply Current	1.65 to 5.5			1		10	μΑ	V _{IN} = 5.5V, GNE)				

Symbol	Parameter	v _{cc}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	Units	Conditions	Figure Number
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units		
t _{PLH} ,	Propagation Delay	1.8 ± 0.15	2.0	6.7	12.5	2.0	13.0			
t _{PHL}		2.5 ± 0.2	1.2	4.1	7.0	1.2	7.5	ns	$C_{L} = 15 \text{ pF},$	Figures
		3.3 ± 0.3	0.8	3.0	4.8	0.8	5.2	115	$R_L = 1 M\Omega$	1, 3
		5.0 ± 0.5	0.5	2.2	3.5	0.5	3.8			
t _{PLH,}	Propagation Delay	3.3 ± 0.3	1.2	3.8	5.4	1.2	5.9	ns	$C_{L} = 50 \text{ pF},$	Figures
t _{PHL}		5.0 ± 0.5	0.8	2.9	4.2	1.0	4.6	115	$R_L = 500\Omega$	1, 3
CIN	Input Capacitance	0		2.5				pF		
C _{PD}	Power Dissipation Capacitance	3.3		15				pF	(Note 3)	Figure 2
		5.0		19				μF	(NOLE 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).

AC Loading and Waveforms






FIGURE 1. AC Test Circuit



Input = AC Waveform; $t_r = t_f = 1.8$ ns; PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit




NC7WZ86





Tape and Reel Specification TAPE FORMAT for US8


Package	Таре	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
K8X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	




L	Package	Таре	Number	Cavity	Cover Tape
	Designator	Section	Cavities	Status	Status
Γ		Leader (Start End)	125 (typ)	Empty	Sealed
	L8X	Carrier	3000	Filled	Sealed
		Trailer (Hub End)	75 (typ)	Empty	Sealed









ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC