6-Differential Channel 1:2 Switch for PCIe 2.0 and Display Port 1.1

The NCN2612 is a 6–Channel differential SPDT switch designed to route PCI Express Gen2 and/or DisplayPort 1.1a signals. Due to the ultra–low ON–state capacitance (4.1 pF typ) and resistance (7 Ω typ), these switches have a signal bit rate (BR) of 5 Gbps, ideal for high frequency data signals. This switch pinout is designed to be used in ATX form factor desktop PCs and is available in a space–saving WQFN package. The NCN2612 uses 80% less quiescent power than other comprable PCIe switches.

Features

- V_{DD} Power Supply from 3 V to 3.6 V
- Low Supply Current 250 μA typ
- 6 Differential Channels 2:1 MUX/DEMUX
- Compatible with Display Port 1.1a & PCIe 2.0
- Data Rate: Supports 5 Gbps
- Low Ron Resistance: 7Ω typ
- Low Con Capacitance: 4.1 pF
- Space Saving Small WQFN-56 Package
- This is a Pb-Free Device

Typical Applications

- Notebook Computers
- Desktop Computers
- Server/Storage Networks



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM





WQFN56 CASE 510AK

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NCN2612MTTWG	WQFN56 (Pb-Free)	2000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. NCN2612 Block Diagram

TRUTH TABLE (SEL Control)

Function	SEL	
PCI_Express Gen2 Path is Active (Tx, Rx)	L	
Digital Video Port is Active (Dx, HPDx, AUX)	Н	

TRUTH TABLE (Latch Control)

LE	Internal Mux Select	
0	Respond to Changes on SEL	
1	Latched	




Figure 2. Pinout (Top View)

PIN FUNCTION AND DESCRIPTION

Pin	Name	Description
6, 17, 22, 27, 34,50, 55	VDD	DC Supply, 3.3 V ±10%
1, 11, 16, 20, 21, 28, 29, 35, 48, 49, 56	GND	Power Ground.
Exposed Pad	-	The exposed pad on the backside of package is internally connected to Gnd. Externally the exposed pad should also be user-connected to GND.
2	IN_0+	Differential input from GMCH PCIE outputs. IN_0+ makes a differential pair with IN_0
3	IN_0-	Differential input from GMCH PCIE outputs. IN_0- makes a differential pair with IN_0+.
4	IN_1+	Differential input from GMCH PCIE outputs. IN_1+ makes a differential pair with IN_1
5	IN_1-	Differential input from GMCH PCIE outputs. IN_1- makes a differential pair with IN_1+.
7	IN_2+	Differential input from GMCH PCIE outputs. IN_2+ makes a differential pair with IN_2
8	IN_2-	Differential input from GMCH PCIE outputs. IN_2- makes a differential pair with IN_2+.
9	IN_3+	Differential input from GMCH PCIE outputs. IN_3+ makes a differential pair with IN_3
10	IN_3-	Differential input from GMCH PCIE outputs. IN_3- makes a differential pair with IN_3+.
12	OUT+	Pass-through output from AUX+ input when SEL = 1. Pass-through output from Rx0+ input when SEL = 0.
13	OUT-	Pass-through output from AUX- input when SEL = 1. Pass-through output from Rx0- input when SEL = 0.
14	X+	X+ is an analog pass-through output corresponding to Rx1+.
15	X-	X- is an analog pass-through output corresponding to the Rx1- input. The path from Rx1- to X- must be matched with the path from Rx1+ to X+. X+ and X- form a differential pair when the pass-through mux mode is selected.
18	SEL	SEL controls the mux through a flow-through latch. SEL = 0 for PCIE Mode; SEL = 1 for DP Mode
19	LE	The latch gate is controlled by LE.
43, 42	D0+, D0-	Analog pass-through output#1 corresponding to IN_0+ and IN_0-, when SEL = 1.
41, 40	D1+, D1-	Analog pass-through output#1 corresponding to IN_1+ and IN_1-, when SEL = 1.
39, 38	D2+, D2-	Analog pass-through output#1 corresponding to IN_2+ and IN_2-, when SEL = 1.
37, 36	D3+, D3-	Analog pass-through output#1 corresponding to IN_3+ and IN_3-, when SEL = 1.
54, 53	Tx0+, Tx0-	Analog pass-through output#2 corresponding to IN_0+ and IN_0- when SEL = 0.
52, 51	Tx1+, Tx1-	Analog pass-through output#2 corresponding to IN_1+ and IN_1- when SEL = 0.
47, 46	Tx2+, Tx2-	Analog pass-through output#2 corresponding to IN_2+ and IN_2- when SEL = 0.
45, 44	Tx3+, Tx3-	Analog pass-through output#2 corresponding to IN_3+ and IN_3- when SEL = 0.
26	AUX+	Differential input from HDMI/DP connector. AUX+ makes a differential pair with AUX AUX+ is passed through to the OUT+ pin when SEL = 1.
25	AUX-	Differential input from HDMI/DP connector. AUX- makes a differential pair with AUX+. AUX- is passed through to the OUT- pin when SEL = 1.
24	HPD1	Positive low frequency HPD input handshake protocol signal.
23	HPD2	Negative low frequency HPD input handshake protocol signal (normally not connected).
33	Rx0+	Differential input from PCIE connector or device. Rx0+ makes a differential pair with Rx0 Rx0+ is passed through to the OUT+ pin when SEL = 0.
32	Rx0-	Differential input from PCIE connector or device. Rx0- makes a differential pair with Rx0+. Rx0- is passed through to the OUT- pin when SEL = 0.
31	Rx1+	Differential input from PCIE connector or device. Rx1+ makes a differential pair with Rx1 Rx1+ is passed through to the X+ pin when SEL = 0.
30	Rx1-	Differential input from PCIE connector or device. Rx1- makes a differential pair with Rx1+. Rx1- is passed through to the X- pin on the path that matches the Rx1+ to X+ pin.

MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Power Supply Voltages	V _{DD}	$-0.5 \le V_{DD} \le 5.3$	V
Input/Output Voltage Range of the Switch	V _I & V _O	$-0.7 \le V_{I} \le V_{DD} + 0.3$	V
Selection Pin Voltages	V _{SEL}	$-0.5 \le V_{I} \le V_{DD} + 0.3$	V
Continuous Current Through One Switch Channel	I _{IO}	± 120	mA
Maximum Junction Temperature (Note 1)	TJ	150	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Thermal Resistance, Junction-to-Air (Note 2)	$R_{ heta JA}$	37	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect

- Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.
 This parameter is based on EIA/JEDEC 51–7 with a 4–layer PCB, 80mm x 80mm, two 1oz Cu material internal planes and top planes of 2oz Cu material.

ELECTRICAL CHARACTERISTICS (V_{DD} = +3.3V \pm 10%, T_{A} = -40°C to +85°C and T_{J} up to 125°C, unless otherwise noted. All Typical values are at V_{DD} = +3.3 V, T_{A} = +25°C, unless otherwise noted)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
POWER SU	PPLY					
V _{DD}	Supply Voltage Range		3.0	3.3	3.6	V
I _{DD}	Power Supply Current	V_{DD} = 3.6 V, V_{IN} = GND or V_{DD}		250	500	μΑ
DATA SWIT	CH PERFORMANCE (for both PC	Cle and Display Port applications, unless otherwise	e noted)	•		
V _{IN}	Data Input/Output Voltage Range		-0.1		V _{DD}	V
R _{ON}	On Resistance (Tx, Rx)	V_{DD} = 3 V, 0 V \leq V_{IN} \leq V_{DD} , I_{IN} = 40 mA		7	13	Ω
R _{ON}	On Resistance (Dx,HP- Dx,AUX)	V_{DD} = 3 V, 0 V \leq V _{IN} \leq V _{DD} , I _{IN} = 40 mA		7.5	13	Ω
R _{ON(flat)}	On Resistance Flatness	$V_{DD} = 3 \text{ V}, 0 \text{ V} \le \text{VIN} \le V_{DD}, I_{IN} = 40 \text{ mA}$		0.1	1.24	Ω
ΔR_{ON}	On Resistance Matching (Tx, Rx)	V _{DD} = 3 V, V _{IN} = 0 V, I _{IN} = 40 mA			0.35	Ω
ΔR_{ON}	On Resistance Matching (Dx,HPDx,AUX)	V _{DD} = 3 V, V _{IN} = 0 V, I _{IN} = 40 mA			0.35	Ω
C _{ON}	On Capacitance	f = 1 MHz, Switch On, Open Output		4.1		pF
C _{OFF}	Off Capacitance	f = 1 MHz, Switch Off		2.6		pF
I _{ON}	On Leakage Current (IN_/ X_/OUT_)	$\begin{array}{c} V_{DD} = +3.6 \text{ V}, V_{IN} = VX = V_{OUT} = 0 \text{ V}, \\ +1.2 \text{ V}; V_D \text{ or } V_{TX} \text{ or } V_{HPD} \text{ or } V_{RX} \text{ or } \\ V_{AUX} = \text{unconnected} \end{array}$	-1		+1	μΑ
I _{OFF}	Off Leakage Current (D_/ TX_/ HPD_/ RX_/ AUX_)	V_{DD} = +3.6 V, V_{IN} = V_{X} = V_{OUT} = 0 V, +1.2 V; V_{D} or V_{TX} , V_{HPD} /AUX or V_{RX} = 1.2 V, 0 V	-1		+1	μΑ
CONTROL I	LOGIC CHARACTERISTICS (SEI	L and LE pins)				
V_{IL}	Off voltage input		0		0.8	V
V _{IH}	High voltage input		2		V_{DD}	V
I _{IN}	Off voltage input	V _{IN} = 0 V or V _{DD}	-1		+1	μΑ
C _{IN}	High voltage input	f = 1 MHz		1		pF
DYNAMIC C	CHARACTERISTICS					
BR	Signal Data Rate	$R_S = R_L = 100 \Omega$ differential		5		Gbps
I _{LOSS}	Differential Insertion Loss	$R_S = R_L = 50 \Omega$, $F = 2.7 GHz$		-4		dB
		$R_S = R_L = 50 \Omega$, $F = 5 GHz$		-7		
		$R_S = R_L = 50 \Omega, F = 7.5 GHz$		-13		
V _{ISO}	Differential Off Isolation	$R_S = R_L = 50 \Omega$, $F = 100 MHz$		-41		dB
		$R_S = R_L = 50 \Omega, F = 1.35 GHz$		-19		
		$R_S = R_L = 50 \Omega$, $F = 3 GHz$		-16		
X _{talk}	Differential Crosstalk	$R_S = R_L = 50 \Omega$, $F = 2.5 \text{ GHz}$		-27		dB
		$R_S = R_L = 50 \Omega$, $F = 5 GHz$		-20		
		$R_S = R_L = 50 \Omega, F = 7.5 \text{ GHz}$		-10		

SWITCHING CHARACTERISTICS (V_{DD} = +3.3 V, T_A = 25°C, unless otherwise specified)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
T _{SK1}	Bit-to-bit skew within same differential channel	$R_S = 50 \ \Omega, \ R_L = 200 \ \Omega, \ C_L = 4 \ pF$		7		ps
T _{SK2}	Channel-to-channel skew	R_S = 50 Ω , R_L = 200 Ω , C_L = 4 pF		55		ps

SELECTION PINS SWITCHING CHARACTERISTICS ($V_{DD} = +3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
T _{SELON}	SEL to Switch turn ON time	$\begin{array}{c} \text{VDX_A or VDX_B} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{VHPD_X or VAUX_X} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{LE} = \text{V}_{DD}, \ \text{C}_L = 100 \text{ pf} \end{array}$		8	20	ns
T _{SELOFF}	SEL to Switch turn OFF time	$\begin{array}{c} \text{VDX_A or VDX_B} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{VHPD_X or VAUX_X} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{LE} = \text{V}_{DD}, \ \text{C}_L = 100 \text{pf} \end{array}$		5	10	ns
T _{SET}	LE setup time SEL to LE	$\begin{array}{c} \text{VDX_A or VDX_B} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{VHPD_X or VAUX_X} = +1.0 \text{ V, R}_L = 50 \ \Omega, \\ \text{LE} = \text{V}_{DD}, \ C_L = 100 \text{ pf} \end{array}$		1		ns
T _{HOLD}	LE hold time LE to SEL	VDX_A or VDX_B = +1.0 V, R_L = 50 Ω , VHPD_X or $VAUX_X$ = +1.0 V, R_L = 50 Ω , LE = V_{DD} , C_L = 100 pf		1		ns

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.




Figure 3. Differential Insertion Loss/Differential Return Loss

Figure 4. Differential Off-Isolation




Figure 5. Differential Crosstalk


Measurements are standardized against shorts at IC terminals.

Differential OFF-Isolation is measured between IN_ and "OFF" D or TX, X and "OFF" HPD or RX1, OUT and "OFF" AUX or RX0 terminal on each switch under Figure 3.

Differential ON-Isolation is measured between IN_ and "ON" D or TX, X and "ON" HPD or RX1, OUT and "ON" AUX or RX0 terminal on each switch under Figure 4.

Differential Crosstalk is measured between any two pairs.

PACKAGE DIMENSIONS



ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative