## NCP1596A

### 1.5 A, 1.5 MHz Current Mode PWM Buck Down Converter

The NCP1596A is a current mode PWM buck converter with integrated power switch. It can provide up to 1.5 A output current with high conversion efficiency. High frequency PWM control scheme can provide a low output ripple noise. Thus, it allows the usage of small size passive components to reduce the board space. In a low load condition, the controller will automatically change to PFM mode which provides a higher efficiency at low load. Additionally, the device includes soft-start, thermal shutdown with hysteresis, cycle-by-cycle current limit, and short circuit protection. This device is available in a compact $3 \times 3$ DFN package.

## Features

- High Efficiency up to 90\%, 1 A @ 3.3 V, 75\% @ 1.2 V
- Fully Internal Compensation
- Low Output Voltage Ripple, 20 mV Typical
- $\pm 1.5 \%$ Reference Voltage
- High PWM Switching Frequency, 1.5 MHz
- Automatic PWM / PFM Switchover at Light Load
- Built-in 1 ms Digital Soft Start
- Cycle-by-cycle Current Limit
- Thermal Shutdown with Hysteresis
- Internal UVLO Protection
- Ext. Adjustable Output Voltage
- Low Profile and Minimum External Components
- Designed for use with Ceramic Capacitor
- Compact 3x3 DFN Package
- These are $\mathrm{Pb}-F r e e ~ D e v i c e s ~$


## Typical Applications

- Hard Disk Drives
- USB Power Device
- Wireless and DSL Modems

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


6 PIN DFN 3x3 MN SUFFIX CASE 506AH

## MARKING DIAGRAM

1596A
ALYW

1596A = Specific Device Code
A = Assembly Location
L = Wafer Lot
$Y=$ Year
W = Work Week

- = Pb-Free Package


## PIN CONNECTIONS



## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP1596AMNTWG | DFN6 <br> $($ Pb-Free $)$ | $3000 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Figure 1. Typical Operating Circuit

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply (Pins 4, 5) | $\mathrm{V}_{\mathrm{IN}}$ | $\begin{gathered} 6.0 \\ -0.3(\mathrm{DC}) \\ -1.0(100 \mathrm{~ns}) \end{gathered}$ | V |
| Input / Output Pins <br> Pins 1, 3, 6 | $\mathrm{V}_{10}$ | $\begin{gathered} 6.0 \\ -0.3(\mathrm{DC}) \\ -1.0(100 \mathrm{~ns}) \end{gathered}$ | V |
| Thermal Characteristics $3 \times 3$ DFN Plastic Package Maximum Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Thermal Resistance Junction-to-Ambient 0 lfpm | $\begin{gathered} \mathrm{P}_{\mathrm{D}} \\ \mathrm{R}_{\theta \mathrm{JJA}} \end{gathered}$ | $\begin{aligned} & 1450 \\ & 68.5 \end{aligned}$ | $\begin{gathered} \mathrm{mW} \\ { }^{\circ} \mathrm{C} / \mathrm{w} \end{gathered}$ |
| Operating Junction Temperature Range (Note 4) | $\mathrm{T}_{J}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature Soldering (10 sec) |  | 230 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level (Note 3) | MSL | 1 | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
NOTE: ESD data available upon request.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) 2.0 kV per JEDEC standard: JESD22-A114.
Machine Model (MM) 200 V per JEDEC standard: JESD22-A115.
2. Latch-up Current Maximum Rating: 150 mA per JEDEC standard: JESD78.
3. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.
4. The maximum package power dissipation limit must not be exceeded.

$$
P_{D}=\frac{T_{J(\max )}-T_{A}}{R_{\text {ӨJA }}}
$$

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical value, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for min/max values unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $\mathrm{V}_{\mathrm{IN}}$ | 4.0 | - | 5.5 | V |
| Under Voltage Lockout Threshold | $\mathrm{V}_{\text {UVLO }}$ | 3.2 | 3.5 | 3.8 | V |
| Under Voltage Lockout hysteresis | $\mathrm{V}_{\text {UVLO_HYS }}$ | - | 180 | - | mV |
| PFET Leakage Current (Pins 5, 4) | ILEAK-P |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 1.0 | 10 | MA |  |
| $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | - | - | 15 |  |

## FEEDBACK VOLTAGE

| FB Input Threshold $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{\mathrm{FB}}$ | 0.788 | 0.800 | 0.812 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| FB Input Current | $\mathrm{I}_{\mathrm{FB}}$ | - | 10 | 100 | nA |

THERMAL SHUTDOWN

| Thermal Shutdown Threshold (Note 5) | $\mathrm{T}_{\text {SHDN }}$ | - | 160 | - | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Hysteresis (Note 5) | $\mathrm{T}_{\text {SDHYS }}$ | - | 30 | - | ${ }^{\circ} \mathrm{C}$ |

PWM SMPS MODE

| Switching Frequency $\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ | $\mathrm{F}_{\mathrm{OSC}}$ | 1.27 | 1.5 | 1.725 | MHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal PFET ON-Resitance $\left(\mathrm{I} \mathrm{LX}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)($ Note 5) | $\mathrm{R}_{\mathrm{DS}(\mathrm{on}) \_\mathrm{P}}$ | - | 0.2 | 0.3 | Ohm |
| Minimum Duty Cycle | $\mathrm{D}_{\mathrm{MIN}}$ | - | 0 | - | $\%$ |
| Maximum Duty Cycle | $\mathrm{D}_{\mathrm{MAX}}$ | - | 100 | - | $\%$ |
| Soft-Start Time $\left(\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{T}_{\mathrm{SS}}$ | 0.8 | 1.0 | 1.2 | ms |
| Main PFET Switch Current Limit (Note 5) | $\mathrm{I}_{\mathrm{LIM}}$ | 2.0 | 2.5 | - | A |

ENABLE

| Enable Threshold High | $\mathrm{V}_{\mathrm{EN}} \mathrm{H}$ | 1.8 | - | - | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Enable Threshold Low | $\mathrm{V}_{\mathrm{EN} L}$ | - | - | 0.4 | V |
| Enable bias current (EN = O V) | $\mathrm{I}_{\mathrm{EN}}$ | - | 500 | - | nA |

EFFICIENCY

| Output Load Current $10 \mathrm{~mA} @ 1.2 \mathrm{~V}$ (Note 5) | $\eta$ | - | 50 | - | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Output Load Current 100 mA to 1.2 A @ 1.2 V (Note 5) | $\eta$ | - | 70 | - | $\%$ |

TOTAL DEVICE

| Quiescent Current Into $\mathrm{V}_{\mathrm{CCP}}\left(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{I}_{\mathrm{CCP}}$ | - | 10 | - | $\mu \mathrm{A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current Into $\mathrm{V}_{\mathrm{CC}}\left(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{I}_{\mathrm{CC}}$ | - | 500 | - | $\mu \mathrm{A}$ |
| Shutdown Quiescent Current into $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCP}}$ <br> $\left(\mathrm{EN}=0, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{I}_{\mathrm{CC}} \mathrm{SD}$ | - | 1.0 | 3.0 | $\mu \mathrm{~A}$ |

5. Values are design guaranteed.

PIN FUNCTION DESCRIPTIONS

| Pin \# | Symbol | Pin Description |
| :---: | :---: | :--- |
| 1 | FB | Feedback pin. Part is internally compensated. Only necessary to place a voltage divider or connect the out- <br> put directly to this pin. |
| 2 | GND | Ground |
| 3 | LX | Pin connected internally to power switch. Connect externally to inductor. |
| 4 | VCCP | Power connection to the power switch. |
| 5 | VCC | IC power connection. |
| 6 | EN | Device Enable pin. This pin has an internal current source pull up. No connect is enable the device. With this <br> pin pulled down below 0.8 V , the device is disabled and enters the shutdown mode. |



Figure 2. Detail Block Diagram

EXTERNAL COMPONENT REFERENCE DATA

| $\mathrm{V}_{\text {OUT }}$ | Inductor Model | Inductor (L1) | Diode (D1) | $\mathrm{C}_{\text {IN }}(\mathrm{C} 1)$ | Cout (C2) | R1 | R2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V | $\begin{aligned} & \text { CDC5D23 3R3 (1 A) } \\ & \text { CDRH6D38 3R3 (1.5 A) } \end{aligned}$ | $3.3 \mu \mathrm{H}$ | MBRA210LT3G | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | 31 k | 10 k |
| 2.5 V | $\begin{aligned} & \text { CDC5D23 3R3 (1 A) } \\ & \text { CDRH6D38 3R3 (1.5 A) } \end{aligned}$ | $3.3 \mu \mathrm{H}$ | MBRA210LT3G | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | 21 k | 10 k |
| 1.5 V | $\begin{aligned} & \text { CDC5D23 3R3 (1 A) } \\ & \text { CDRH6D38 3R3 (1.5 A) } \end{aligned}$ | $3.3 \mu \mathrm{H}$ | MBRA210LT3G | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | 8 k | 10 k |
| 1.2 V | $\begin{aligned} & \text { CDC5D23 3R3 (1 A) } \\ & \text { CDRH6D38 3R3 (1.5 A) } \end{aligned}$ | $3.3 \mu \mathrm{H}$ | MBRA210LT3G | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | $\begin{gathered} 22 \mu \mathrm{~F} \\ 22 \mu \mathrm{~F} \times 2 \end{gathered}$ | 5 k | 10 k |



Figure 3. Timing Diagram


Figure 4. State Diagram

## TYPICAL OPERATING CHARACTERISTICS



Figure 5. Switch ON Resistance vs. Temperature


Figure 7. Switching Frequency vs. Temperature


Figure 9. Quiescent Current Into $\mathbf{V}_{\mathbf{C c}}$ vs. Temperature


Figure 6. Feedback Input Threshold vs. Temperature


Figure 8. Main P-FET Current Limit vs. Temperature


Figure 10. Shutdown Quiescent Current vs. Temperature


Figure 11. Output Voltage Change vs. Output Current


Figure 13. Output Voltage Change vs. Output Current


Figure 16. Output Voltage Change vs. Output Current


Figure 12. Efficiency vs. Output Current


Figure 14. Efficiency vs. Output Current


Figure 15. Efficiency vs. Output Current

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}\right)$ Upper Trace: Output Ripple Voltage, $20 \mathrm{mV} / \mathrm{div}$ Middle Trace: $\mathrm{L}_{\mathrm{x}}$ Pin Switching Waveform, $5 \mathrm{~V} /$ div Lower Trace: Inductor Current Waveform, $500 \mathrm{~mA} /$ div Time Base: $500 \mathrm{~ns} /$ div

Figure 17. DCM Switching Waveform for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}\right)$ Upper Trace: Output Ripple Voltage, $20 \mathrm{mV} / \mathrm{div}$ Middle Trace: L $\mathrm{L}_{x}$ Pin Switching Waveform, $5 \mathrm{~V} / \mathrm{div}$ Lower Trace: Inductor Current Waveform, $500 \mathrm{~mA} /$ div Time Base: $2 \mu \mathrm{~s} / \mathrm{div}$

Figure 19. DCM Switching Waveform for $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{Fx} 2\right)$ Upper Trace: Input Voltage, $1 \mathrm{~V} /$ div Lower Trace: Output Voltage, $1 \mathrm{~V} / \mathrm{div}$ Time Base: 500 us/div
Figure 21. Soft-Start Waveforms for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}\right)$ Upper Trace: Output Ripple Voltage, $20 \mathrm{mV} / \mathrm{div}$ Middle Trace: L $\mathrm{L}_{x}$ Pin Switching Waveform, $5 \mathrm{~V} / \mathrm{div}$ Lower Trace: Inductor Current Waveform, $500 \mathrm{~mA} /$ /div Time Base: $200 \mathrm{~ns} /$ div

Figure 18. CCM Switching Waveform for $V_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=500 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{~F}\right)$ Upper Trace: Output Ripple Voltage, $20 \mathrm{mV} / \mathrm{div}$ Middle Trace: Lx Pin Switching Waveform, $5 \mathrm{~V} / \mathrm{div}$ Lower Trace: Inductor Current Waveform, $500 \mathrm{~mA} / \mathrm{div}$ Time Base: $200 \mathrm{~ns} /$ div

Figure 20. CCM Switching Waveform for $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUT }}=20 \mu \mathrm{Fx} 2\right)$ Upper Trace: Input Voltage, $1 \mathrm{~V} / \mathrm{div}$
Lower Trace: Output Voltage, $500 \mathrm{mV} / \mathrm{div}$
Time Base: $500 \mu \mathrm{~s} / \mathrm{div}$
Figure 22. Soft-Start Waveforms for $\mathrm{V}_{\text {Out }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUt }}=10 \mu \mathrm{Fx} 2\right)$
Upper Trace: Output Dynamic Voltage, $100 \mathrm{mV} /$ div
Lower Trace: Output Current, $200 \mathrm{~mA} /$ div
Time Base: $20 \mathrm{~ns} /$ div
Figure 23. Load Regulation for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~L}=3.3 \mathrm{H}, \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{Fx} 2\right)$
Upper Trace: Output Dynamic Voltage, $50 \mathrm{mV} / \mathrm{div}$
Lower Trace: Output Current, $200 \mathrm{~mA} /$ div Time Base: $10 \mathrm{~ns} / \mathrm{div}$

Figure 25. Load Regulation for $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$

$\left(\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~L}=3.3 \mu \mathrm{H}, \mathrm{C}_{\text {OUt }}=10 \mu \mathrm{Fx} 2\right)$
Upper Trace: Output Dynamic Voltage, $100 \mathrm{mV} / \mathrm{div}$
Lower Trace: Output Current, $200 \mathrm{~mA} /$ div
Time Base: $20 \mathrm{~ns} / \mathrm{div}$
Figure 24. Load Regulation for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

$\left(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~L}=3.3 \mathrm{H}, \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F} \times 2\right)$
Upper Trace: Output Dynamic Voltage, $50 \mathrm{mV} / \mathrm{div}$
Lower Trace: Output Current, $200 \mathrm{~mA} / \mathrm{div}$
Time Base: $10 \mathrm{~ns} / \mathrm{div}$
Figure 26. Load Regulation for $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$

## DETAILED OPERATING DESCRIPTION

## Introduction

The NCP1596A is a current-mode buck converter with switching frequency at 1.5 MHz . High operation frequency can reduce the capacitor value and PCB area. Also, more features are built in this converter.

1. Internal 1 ms soft-start to avoid inrush current at startup.
2. Internal cycle by cycle current limit provides an output short circuit protection.
3. Internal compensation. No external compensation components are necessary.
4. Thermal shutdown protects the devices from over heat.
5. $100 \%$ duty cycle allowed. Speed up transient load response.
The upper feature can provide more cost effective solutions to applications. A simple function block diagram and timing diagram are shown in Figure 1 and Figure 2.

## Soft-Start and Current Limit

A soft start circuit is internally implemented to reduce the in-rush current during startup. This helps to reduce the output voltage over-shoot.

The current limit is set to allow peak switch current in excess of 2 A . The intended output current of the system is 1.5 A. The ripple current is calculated to be approximately 350 mA with a $3.3 \mu \mathrm{H}$ inductor. Therefore, the peak current at 1.5 A output will be approximately 1.7 Amps . A 2.5 Amp set point will allow for transient currents during load step. The current limit circuit is implemented as a cycle-by-cycle current limit. Each on-cycle is treated as a separate situation. Current limiting is implemented by monitoring the P -channel switch current buildup during conduction with a current limit comparator. The output of the current limit comparator resets the PWM latch, immediately terminating the current cycle. When output loading is short circuit, device will auto restart with soft-start.

## Error Amplifier and Slope Compensation

A fully internal compensated error amplifier is provided inside NCP1596A. No external circuitry is needed to stabilize the device. The error amplifier provides an error signal to the PWM comparator by comparing the feedback voltage ( 800 mV ) with internal voltage reference of 1.2 V .

Current mode converter can exhibit instability at duty cycles over $50 \%$. A slope compensation circuit is provided
inside NCP1596A to overcome the potential instability. Slope compensation consists of a ramp signal generated by the synchronization block and adding this to the inductor current signal. The summed signal is then applied to the PWM comparator.

## Thermal Shutdown

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event when maximum junction temperature is exceeded. When activated, typically at $180^{\circ} \mathrm{C}$, the shutdown signal will disable the P -channel switch. The thermal shutdown circuit is designed with $30^{\circ} \mathrm{C}$ of hysteresis. This means that the switching will not start until the die temperature drops by this amount. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended as a substitute for proper heat sinking. NCP1596A is contained in the thermally enhanced QFN package.

## Under Voltage Lockout (UVLO)

UVLO function is used to ensure the logic level correctly when input voltage is very low. In NCP1596A, the UVLO level is set to 3.5 V . If the input voltage is less than 3.5 V , the converter will shutdown itself automatically.

## Low Power Shutdown Mode (EN)

NCP1596A can be disabled whenever the EN pin is tied to ground. During the shutdown mode, the internal reference, oscillator and driver control circuits will be turn off, the device only consume $1 \mu \mathrm{~A}$ typically and output voltage will be discharge to zero by the external resistor divider. EN pin has an internal pull-up current source, which typical value is 500 nA .

## Power Saving Pulse-Frequency-Modulation (PFM) Control Scheme

While the converter loading decreases, the converter enters the Discontinues-conduction-mode (DCM) operation. In DCM operation, the on-time ( $\mathrm{T}_{\text {on }}$ ) of the integrated switch for each switching cycle will decrease when the output current decreases. In order to maintain a high converter efficiency at light load condition. A minimum $T_{\text {on }}$ is set to 70 ns . It can make sure a minimum fixed power send to output. To avoid a higher switch loss occurs when without loading apply. This control scheme can reduce the switching loss at light load and improve the conversion efficiency.

## APPLICATION INFORMATION

## Output Voltage Selection

The output voltage is programmed through an external resistor divider connect from $\mathrm{V}_{\text {OUT }}$ to FB then to GND.

For internal compensation and noise immunity, the resistor from FB to GND should be in 10 k to 20 k ranges. The relationship between the output voltage and feedback resistor is given by:

$$
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{FB}} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{eq.1}
\end{equation*}
$$

VouT: Output voltage
$V_{\text {FB }}$ : Feedback Voltage
R1: Feedback resistor from $V_{\text {OUt }}$ to FB .
R2: Feedback resistor from FB to GND.

## Input Capacitor Selection

In the PWM buck converter, the input current is pulsating current with switching noise. Therefore, a bypass input capacitor must choose for reduce the peak current drawn from the power supply. For NCP1596A, low ESR ceramic capacitor of $10 \mu \mathrm{~F}$ should be used for most of cases. Also, the input capacitor should be placed as close as possible to the $\mathrm{V}_{\mathrm{CCA}}$ pin for effective bypass the supply noise.

## Inductor Selection

The inductor parameters are including three items, which are DC resistance, inductor value and saturation current. Inductor DC resistance will effect the convector overall efficiency, low DC resistor value can provide a higher efficiency. Thus, inductor value are depend on the inductor
ripple current, input voltage, output voltage, output current and operation frequency, the inductor value is given by:

$$
\begin{equation*}
\Delta_{\mathrm{IL}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L} \times \mathrm{F}_{\mathrm{SW}}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right) \tag{eq.2}
\end{equation*}
$$

$\Delta I L$ : peak to peak inductor ripple current L: inductor value
FSW: switching frequency
After selected a suitable value of the inductor, it should be check out the inductor saturation current. The saturation current of the inductor should be higher than the maximum load plus the ripple current.

$$
\begin{equation*}
\Delta_{\mathrm{IL}(\mathrm{MAX})}=\Delta_{\mathrm{IOUT}(\mathrm{MAX})}+\frac{\Delta_{\mathrm{IL}}}{2} \tag{eq.3}
\end{equation*}
$$

$\begin{array}{ll}\Delta_{\text {IL(MAX) }} & : \text { Maximum inductor current } \\ \Delta_{\text {IOUT(MAX) }} & : \text { Maximum output current }\end{array}$

## Output Capacitor Selection

Output capacitor value is based on the target output ripple voltage. For NCP1596A, the output capacitor is required a ceramic capacitors with low ESR value. Assume buck converter duty cycle is $50 \%$. The output ripple voltage in PWM mode is given by:

$$
\Delta_{\mathrm{VOUT}} \approx \Delta_{\mathrm{IL}} \times\left(\frac{1}{4 \times \mathrm{FSW} \times \mathrm{C}_{\mathrm{OUT}}}+\text { ESR }\right) \text { (eq. 4) }
$$

In general, value of ceramic capacitor using $20 \mu \mathrm{~F}$ should be a good choice.

## PACKAGE DIMENSIONS

DFN6 3*3 MM, 0.95 PITCH
CASE 506AH-01

ISSUE O

## NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMESNION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
| DIM | MIN | NOM | MAX |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.03 | 0.05 |
| A3 | 0.20 REF |  |  |
| b | 0.35 | 0.40 | 0.45 |
| D | 3.00 BSC |  |  |
| D2 | 2.40 | 2.50 | 2.60 |
| E | 3.00 BSC |  |  |
| E2 | 1.50 | 1.60 | 1.70 |
| e | 0.95 BSC |  |  |
| K | 0.21 | --- | --- |
| L | 0.30 | 0.40 | 0.50 |


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and OiN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

