# LIN Transceiver with Voltage Regulator and Reset Pin

### **General Description**

The NCV7425 is a fully featured local interconnect network (LIN) transceiver designed to interface between a LIN protocol controller and the physical bus.

The NCV7425 LIN device is a member of the in-vehicle networking (IVN) transceiver family of ON Semiconductor that integrates a LIN v2.1 physical transceiver and a low-drop voltage regulator.

The LIN bus is designed to communicate low rate data from control devices such as door locks, mirrors, car seats, and sunroofs at the lowest possible cost. The bus is designed to eliminate as much wiring as possible and is implemented using a single wire in each node. Each node has a slave MCU–state machine that recognizes and translates the instructions specific to that function. The main attraction of the LIN bus is that all the functions are not time critical and usually relate to passenger comfort.

#### **Features**


- LIN-Bus Transceiver
  - LIN compliant to specification revision 2.1 (backward compatible to versions 2.0 and 1.3) and J2602
  - ♦ Bus Voltage ±45 V
  - Transmission Rate up to 20 kBaud
  - Integrated Slope Control for Improved EMI Compatibility
- Package
  - ◆ SOIC-16 Wide Body Package with Exposed Pad
- Protection
  - Thermal Shutdown
  - Indefinite Short-Circuit Protection on Pins LIN and WAKE Towards Supply and Ground
  - ◆ Load Dump Protection (45 V)
  - Bus Pins Protected Against Transients in an Automotive Environment
  - ESD Protection Level for LIN, INH, WAKE and V<sub>BB</sub> up to ±10 kV
- Voltage Regulator
  - ◆ Two Device Versions: Output Voltage 3.3 V or 5 V For Loads up to 150 mA
  - Undervoltage Detector with a Reset Output to the Supplied Microcontroller
  - INH Output for Auxiliary Purposes (switching of an external pull—up or resistive divider towards battery, control of an external voltage regulator etc.)



### ON Semiconductor®

#### www.onsemi.com

**MARKING** 



x = 0 or 5

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 19 of this data sheet.

- Modes
  - Normal Mode: LIN Communication in Either Low (up to 10 kBaud) or Normal Slope
  - ◆ Sleep Mode: V<sub>CC</sub> is Switched "off" and No Communication on LIN Bus
  - ◆ Standby Mode: V<sub>CC</sub> is Switched "on" but There is No Communication on LIN Bus
  - Wake-up Bringing the Component From Sleep Mode Into Standby Mode is Possible Either by LIN Command or Digital Input Signal on WAKE Pin Wake-up from LIN Bus can also be Detected and Flagged When the Chip is Already in Standby Mode

#### Quality

- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**

- Automotive
- Industrial Networks

**Table 1. KEY TECHNICAL CHARACTERISTICS** 

Symbol	Parameter	Min	Тур	Max	Unit
3.3 V VERS	ION	•		•	
V <sub>BB</sub>	Nominal battery operating voltage	5	12	28	V
$V_{BB}$	Load dump protection (Note 1)			45	V
I <sub>BB</sub> _SLP	Supply current in sleep mode			20	μΑ
V <sub>CC_OUT</sub> (Note 2)	Regulated V <sub>CC</sub> output in normal mode, V <sub>CC</sub> load 0–100 mA	3.234	3.3	3.366	V
(Note 2)	Regulated V <sub>CC</sub> output in normal mode, 100 mA < V <sub>CC</sub> load < 150 mA	3.201	3.3	3.399	
I <sub>OUT_LIM</sub>	V <sub>CC</sub> regulator current limitation	150	225	300	mA
V <sub>WAKE</sub>	Operating DC voltage on WAKE pin	0		$V_{BB}$	V
	Maximum rating voltage on WAKE pin	-45		45	
V <sub>INH</sub>	Operating DC voltage on INH pin	0		V <sub>BB</sub>	V
T <sub>J_TSD</sub>	Junction thermal shutdown temperature	165		195	°C
T <sub>J</sub>	Operating junction temperature	-40		+150	°C
5 V VERSIO	N				
$V_{BB}$	Nominal battery operating voltage	6	12	28	V
$V_{BB}$	Load dump protection (Note 1)			45	V
I <sub>BB_SLP</sub>	Supply current in sleep mode			20	μΑ
VCC_OUT	Regulated V <sub>CC</sub> output in normal mode, V <sub>CC</sub> load 0–100 mA	4.90	5	5.10	V
(Note 2)	Regulated V <sub>CC</sub> output in normal mode, 100 mA < V <sub>CC</sub> load < 150 mA	4.85	5	5.15	V
I <sub>OUT_LIM</sub>	V <sub>CC</sub> regulator current limitation	150	225	300	mA
$V_{WAKE}$	Operating DC voltage on WAKE pin	0		$V_{BB}$	V
	Maximum rating voltage on WAKE pin	-45		45	
V <sub>INH</sub>	Operating DC voltage on INH pin	0		V <sub>BB</sub>	V
T <sub>J_TSD</sub>	Junction thermal shutdown temperature	165		195	°C
TJ	Operating junction temperature	-40		+150	°C

The applied transients shall be in accordance with ISO 7637 part 1, test pulse 5. The device complies with functional class C;. The LIN
communication itself complies with functional class B. On regulator class A can be reached depending on the application and external
components

### **Table 2. THERMAL CHARACTERISTICS**

Symbol	Parameter	Conditions	Value	Unit
R <sub>th(vj-a)_1</sub>	Thermal resistance junction-to-ambient on JEDEC 1S0P PCB	Free Air	138	K/W
R <sub>th(vj-a)_2</sub>	Thermal resistance junction-to-ambient on JEDEC 1S0P + 300 mm <sup>2</sup> PCB	Free Air	94	K/W
R <sub>th(vj-a)_3</sub>	Thermal resistance junction-to-ambient on JEDEC 2S2P PCB	Free Air	70	K/W
R <sub>th(vj-a)_4</sub>	Thermal resistance junction-to-ambient on JEDEC 2S2P + 300 mm <sup>2</sup> PCB	Free Air	49	K/W

<sup>2.</sup>  $V_{CC}$  voltage must be properly stabilized by external capacitors: capacitor of min. 80 nF with ESR < 10 m $\Omega$  in parallel with a capacitor of min. 8  $\mu$ F, ESR < 1  $\Omega$ .




Figure 1. Block Diagram

### **TYPICAL APPLICATION**

### **Application Information**

The EMC immunity of the Master-mode device can be further enhanced by adding a capacitor between the LIN output and ground. The optimum value of this capacitor is determined by the length and capacitance of the LIN bus, the number and capacitance of Slave devices, the pull-up resistance of all devices (Master and Slave), and the required time constant of the system, respectively.

 $V_{CC}$  voltage must be properly stabilized by external capacitors: capacitor of min. 80 nF (ESR < 10 m $\Omega$ ) in parallel with a capacitor of min. 8  $\mu$ F (ESR < 1  $\Omega$ ).

The 10 µF capacitor on the battery is optional and serves as reservoir capacitor to deal with battery supply micro-cuts.




Figure 2. Application Diagram




Figure 3. Pin Assignment

**Table 3. PIN FUNCTION DESCRIPTION** 

Pin Number	Pin Name	Description
1	$V_{BB}$	Battery supply input
2	LIN	LIN bus output/input
3	GND	Ground
4	GND	Ground
5	WAKE	High voltage digital input pin to switch the part from sleep- to standby mode
6	INH	Inhibit output
7	OTP_SUP	Supply for programming of trimming bits at factory testing, needs to be grounded in the application
8	n.c.	not connected
9	n.c.	not connected
10	TEST	Digital input for factory testing, needs to be grounded in the application
11	EN	Enable input for mode control
12	STB	Standby mode control input
13	RSTN	Reset output; open-drain output with an on-chip pull-up resistor
14	TxD	Transmit data input, Low in dominant state
15	RxD	Receive data output; Low in dominant state; push–pull output
16	V <sub>CC</sub>	Voltage regulator output

#### **FUNCTIONAL DESCRIPTION**

### **Overall Functional Description**

LIN is a serial communication protocol that efficiently supports the control of mechatronic nodes in distributed automotive applications. The domain is class—A multiplex buses with a single master node and a set of slave nodes.

NCV7425 is designed as a master or slave node for the LIN communication interface with an integrated 3.3 V or 5 V voltage regulator having a current capability up to 150 mA for supplying any external components (microcontroller, CAN node, etc.).

NCV7425 contains the LIN transmitter, LIN receiver, voltage regulator, power–on–reset (POR) circuits and thermal shutdown (TSD). The LIN transmitter is optimized for the maximum specified transmission speed of 20 kBaud

with EMC performance due to reduced slew rate of the LIN output.

The junction temperature is monitored via a thermal shutdown circuit that switches the LIN transmitter and voltage regulator off when temperature exceeds the TSD trigger level.

NCV7425 has four operating states (normal mode, low slope mode, standby mode, and sleep mode) that are determined by the input signals EN, WAKE, STB, and TxD.

#### **Operating States**

NCV7425 provides four operating states, two modes for normal operation with communication, one standby without communication and one low power mode with very low current consumption – see Figure 4 and Table 4.

**Table 4. MODE SELECTION** 

Mode	v <sub>cc</sub>	RxD	INH	LIN Transceiver	30 kΩ on LIN	RSTN
Normal – Slope (Note 3)	ON	Low = Dominant State High = Recessive State	High if STB = High during state transition; Floating otherwise	Normal Slope	ON	High
Normal – Low Slope (Note 4)	ON	Low = Dominant State High = Recessive State	High if STB = High during state transition; Floating otherwise	Low Slope	ON	High
Standby (Note 5)	ON	Low after LIN wake-up, High otherwise (Note 6)	Floating	OFF	OFF	Controlled by V <sub>CC</sub> undervoltage monitor
Sleep	OFF	Clamped to V <sub>CC</sub> (Note 6)	Floating	OFF	OFF	Low

- The normal slope mode is entered when pin EN goes High while TxD is in High state during EN transition.
- 4. The low slope mode is entered when pin EN goes High while TxD is in Low state during EN transition. LIN transmitter gets on only after TxD returns to High after the state transition.
- 5. The standby mode is entered automatically after power-up.
- 6. In standby and Sleep mode, the High state is achieved by internal pull-up resistor to V<sub>CC</sub>.




Figure 4. State Diagram

#### **Normal Slope Mode**

In normal slope mode the transceiver can transmit and receive data via LIN bus with speed up to 20 kBaud. The transmit data stream of the LIN protocol is present on the TxD pin and converted by the transmitter into a LIN bus signal with controlled slew rate to minimize EMC emission. The receiver consists of the comparator that has a threshold with hysteresis in respect to the supply voltage and an input filter to remove bus noise. The LIN output is pulled High via an internal 30 k $\Omega$  pull–up resistor. For master applications it is needed to put an external 1 k $\Omega$  resistor with a serial diode between LIN and  $V_{BB}$  (or INH) – see Figure 2. The

mode selection is done by EN=High when TxD pin is High. If STB pin is High during the standby-to-normal slope mode transition, INH pin is pulled High. Otherwise, it stays floating.

#### **Low Slope Mode**

In low slope mode the slew rate of the signal on the LIN bus is reduced (rising and falling edges of the LIN bus signal are longer). This further reduces the EMC emission. As a consequence the maximum speed on the LIN bus is reduced up to 10 kBaud. This mode is suited for applications where the communication speed is not critical. The mode selection

is done by EN=High when TxD pin is Low. In order not to transmit immediately a dominant state on the bus (because TxD = Low), the LIN transmitter is enabled only after TxD returns to High. If STB pin is High during the standby-to-low slope mode transition, INH pin is pulled High. Otherwise, it stays floating.

#### Standby Mode

The standby mode is always entered after power–up of the NCV7425. It can also be entered from normal mode when the EN pin is Low and the standby pin is High. From sleep mode it can be entered after a local wake–up or LIN wake–up. In standby mode the  $V_{CC}$  voltage regulator for supplying external components (e.g. a microcontroller) stays active. Also the LIN receiver stays active to be able to detect a remote wake–up via bus. The LIN transmitter is disabled and the slave internal termination resistor of 30  $k\Omega$  between LIN and  $V_{BB}$  is disconnected in order to minimize current consumption. Only a pull–up current source between  $V_{BB}$  and LIN is active.

#### Sleep Mode

The Sleep Mode provides extremely low current consumption. This mode is entered when both EN and STB pins are Low coming from normal mode. The internal termination resistor of 30 k $\Omega$  between LIN and  $V_{BB}$  is disconnected and also the  $V_{CC}$  regulator is switched off to minimize current consumption.


#### Wake-up

NCV7425 has two possibilities to wake–up from sleep or standby mode (see Figure 4):

Local wake—up: enables the transition from sleep mode to standby mode

Remote wake-up via LIN: enables the transition from sleep to standby mode and can be also detected when already in standby mode.

A local wake-up is **only** detected in sleep mode if a transition from Low to High or from High to Low is seen on the WAKE pin.



A remote wake—up is **only** detected if a combination of (1) a falling edge at the LIN pin (transition from recessive to dominant) is followed by (2) a dominant level maintained

for a time period >  $t_{WAKE}$  and (3) again a rising edge at pin LIN (transition from dominant to recessive) happens.




Figure 6. Remote Wake-Up Behavior

The wake-up source is distinguished by pin RxD in the standby mode:

RxD remains High after power-up or local wake-up.

RxD is kept Low until normal mode is entered after a remote wake-up (LIN)

### V<sub>CC</sub> Undervoltage Detection and RSTN Pin

In standby, normal and low slope modes, the  $V_{CC}$  regulator is monitored. Whenever the regulator output falls below  $V_{CC\_UV\_THR}$  level (typically 90% of the nominal voltage) for longer than  $V_{CC\_UV\_deb}$  (typically 5  $\mu$ s), an

undervoltage is detected. Output pin RSTN is pulled to Low level to indicate the undervoltage condition to the external load (a microcontroller). At the same time, the device enters automatically the standby mode. As soon as the regulator output returns above the undervoltage level, the RSTN Low level is extended by typically 6ms and only then released to High level in order to ensure microcontroller initialization under correct supply conditions.

In the sleep mode, RSTN pin is kept Low regardless the  $V_{CC}$  level – it means that RSTN becomes Low immediately at sleep mode entry even if the  $V_{CC}$  capacitor is still charged.

In all situations where RSTN pin is kept Low, the digital inputs to NCV7425 are discarded by the internal control logic and have no effect on its behavior.

The RSTN pin function is illustrated in Figure 7.




Figure 7. RSTN Pin Behavior

#### **ELECTRICAL CHARACTERISTICS**

#### **Definitions**

All voltages are referenced to GND. Positive currents flow into the IC.

Table 5. ABSOLUTE MAXIMUM RATINGS - 3.3 V and 5 V VERSIONS

Symbol	Parameter	Min.	Max.	Unit
$V_{BB}$	Battery voltage on pin V <sub>BB</sub> (Note 7)	-0.3	+45	V
V <sub>CC</sub>	DC voltage on pin V <sub>CC</sub>	0	+6	V
I <sub>VCC</sub>	Current delivered by the V <sub>CC</sub> regulator	150		mA
$V_{LIN}$	LIN bus voltage (Note 8)	-45	+45	V
$V_{INH}$	DC voltage on inhibit pin	-0.3	V <sub>BB</sub> + 0.3	V
$V_{WAKE}$	Voltage on WAKE pin	-45	45	V
$V_{Dig\_IO}$	DC voltage on pins TxD, RxD, EN, STB, RSTN	-0.3	V <sub>CC</sub> + 0.3	V
TJ	Maximum junction temperature	-40	+165	°C
	Electrostatic discharge voltage (INH, WAKE and V <sub>BB</sub> ) system Human Body Model (HBM) (Note 9)	-10	+10	kV
	Electrostatic discharge voltage (LIN pin, no external capacitor) HBM (Note 9)	-10	+10	1
$V_{esd}$	Electrostatic discharge voltage (LIN pin, 220 pF) System HBM (Note 9)	-15	+15	1
	Electrostatic discharge voltage (pins LIN, INH, WAKE and V <sub>BB</sub> ) HBM (Note 10)	-8	+8	1
	Electrostatic discharge voltage (other pins) HBM (Note 10)	-4	+4	1
	Electrostatic discharge voltage; charge device model (Note 11)	-250	+250	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 7. The applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, 3b, and 5. The device complies with functional class C; class A can be reached depending on the application and external components.
- 8. The applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b. The device complies with functional class C; class A can be reached depending on the application and external components.
- 9. Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor conform to IEC Standard 61000–4–2. The specified values are verified by external test house.
- 10. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor conform to MIL STD 883 method 3015.7.
- 11. Conform to EOS/ESD-DS5.3 (socket mode).

### Table 6. DC CHARACTERISTICS - 3.3 V VERSION

 $V_{BB} = 5 \text{ V}$  to 28 V;  $T_{L} = -40^{\circ}\text{C}$  to +150°C; unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DC CHARACTE	RISTICS SUPPLY – PINS V <sub>BB</sub> AND V <sub>CC</sub>					
I <sub>BB_ON</sub>	Supply current	Normal mode; LIN recessive			1.6	mA
I <sub>BB_STB</sub>	Supply current	Standby mode, V <sub>BB</sub> = 5 – 18 V, T <sub>J</sub> < 105°C			60	μΑ
I <sub>BB_SLP</sub>	Supply current	Sleep mode, V <sub>BB</sub> = 5 - 18 V, T <sub>J</sub> < 105°C			20	μΑ
DC CHARACTE	RISTICS – VOLTAGE REGULATOR					
V <sub>CC_OUT</sub>	Regulator output voltage	V <sub>CC</sub> load 0 – 100 mA	3.234	3.30	3.366	V
		100 mA < V <sub>CC</sub> load < 150 mA	3.201	3.30	3.399	
I <sub>OUT_LIM</sub>	Overcurrent limitation		150	225	300	mA
V <sub>CC_UV_THR</sub>	Undervoltage detection threshold		2.80	2.97	3.13	V

<sup>12.</sup> Measured at output voltage V<sub>CC\_OUT</sub> = (V<sub>CC\_OUT</sub> @ V<sub>BB</sub> = 5 V) – 2%.

13. The voltage drop in Normal mode between LIN and V<sub>BB</sub> pin is the sum of the diode drop and the drop at serial pull–up resistor. The drop at the switch is negligible. See Figure 2.

<sup>14.</sup> Guaranteed by design. Not tested

### Table 6. DC CHARACTERISTICS - 3.3 V VERSION

 $V_{BB}$  = 5 V to 28 V;  $T_{J}$  = -40°C to +150°C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DC CHARACTER	ISTICS – VOLTAGE REGULATOR			•		
$\Delta V_{CC\_OUT}$	Line Regulation	$V_{BB} 5 - 28 \text{ V}, I_{out} = 5 \text{ mA}$ $T_{J} = 25^{\circ}\text{C}$		0.41		mV
	Load Regulation	I <sub>out</sub> 1–100 mA, V <sub>BB</sub> = 14 V, T <sub>J</sub> = 25°C		25		
V <sub>do</sub>	Dropout Voltage (V <sub>BB</sub> – V <sub>CC_OUT</sub> )	I <sub>out</sub> = 10 mA, T <sub>J</sub> = 25°C		22		mV
	(Note 12) Figure 12	$I_{out} = 50 \text{ mA}, T_J = 25^{\circ}\text{C}$		108		
		I <sub>out</sub> = 100 mA, T <sub>J</sub> = 25°C		216		
DC CHARACTER	ISTICS – LIN TRANSMITTER					
V <sub>LIN_dom_LoSup</sub>	LIN dominant output voltage	$TxD = Low; V_{BB} = 7.3 V$			1.2	V
V <sub>LIN_dom_HiSup</sub>	LIN dominant output voltage	TxD = Low; V <sub>BB</sub> = 18 V			2.0	V
V <sub>LIN_rec</sub>	LIN recessive output voltage (Note 13)	TxD = High; I <sub>LIN</sub> = 10 μA	V <sub>BB</sub> – 1.5		V <sub>BB</sub>	V
I <sub>LIN_lim</sub>	Short circuit current limitation	$V_{LIN} = V_{BB(max)}$	40		200	mA
R <sub>slave</sub>	Internal pull-up resistance		20	33	47	kΩ
C <sub>LIN</sub>	Capacitance on pin LIN (Note 14)			25	35	pF
DC CHARACTER	ISTICS – LIN RECEIVER					
V <sub>BUS_dom</sub>	bus voltage for dominant state				0.4	$V_{BB}$
V <sub>BUS_rec</sub>	bus voltage for recessive state		0.6			V <sub>BB</sub>
V <sub>rec_dom</sub>	Receiver threshold	LIN bus recessive → dominant	0.4		0.6	V <sub>BB</sub>
V <sub>rec_rec</sub>	Receiver threshold	LIN bus dominant → recessive	0.4		0.6	V <sub>BB</sub>
V <sub>rec_cnt</sub>	Receiver centre voltage	(V <sub>rec_dom</sub> + V <sub>rec_rec</sub> ) / 2	0.475		0.525	V <sub>BB</sub>
V <sub>rec_hys</sub>	Receiver hysteresis	(V <sub>rec_rec</sub> - V <sub>rec_dom</sub> )	0.05		0.175	$V_{BB}$
I <sub>LIN_off_dom</sub>	LIN output current bus in dominant state	Driver off; V <sub>BB</sub> = 12 V, V <sub>LIN</sub> = 0 V	-1			mA
I <sub>LIN_off_rec</sub>	LIN output current bus in recessive state	Driver off; V <sub>BB</sub> < 18 V, V <sub>BB</sub> < V <sub>LIN</sub> < 18 V			1	μΑ
I <sub>LIN_no_GND</sub>	Communication not affected	V <sub>BB</sub> = GND = 12 V; 0 < V <sub>LIN</sub> < 18 V	-1		1	mA
I <sub>LIN_no_VBB</sub>	LIN bus remains operational	V <sub>BB</sub> = GND = 0 V; 0 < V <sub>LIN</sub> < 18 V			5	μΑ
DC CHARACTER	ISTICS – DIGITAL I/O PINS			•		
PIN WAKE						
V <sub>WAKE_TH</sub>	Threshold voltage		0.35		0.65	V <sub>BB</sub>
I <sub>leak</sub>	Input leakage current	V <sub>WAKE</sub> = 0 V; V <sub>BB</sub> = 18 V	-1	-0.5	1	μΑ
t <sub>WAKE(min)</sub>	Debounce time	Sleep mode; rising and falling edge	8		54	μS
PINS TxD AND S	TB					
V <sub>il</sub>	Low level input voltage				0.8	V
V <sub>ih</sub>	High level input voltage		2.0			V
R <sub>pu</sub>	Pull-up resistance to V <sub>CC</sub>		50	İ	200	kΩ

<sup>12.</sup> Measured at output voltage V<sub>CC\_OUT</sub> = (V<sub>CC\_OUT</sub> @ V<sub>BB</sub> = 5 V) – 2%.

13. The voltage drop in Normal mode between LIN and V<sub>BB</sub> pin is the sum of the diode drop and the drop at serial pull–up resistor. The drop at the switch is negligible. See Figure 2.

14. Guaranteed by design. Not tested

### Table 6. DC CHARACTERISTICS - 3.3 V VERSION

 $V_{BB}$  = 5 V to 28 V;  $T_{J}$  = -40°C to +150°C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DC CHARACTE	RISTICS – DIGITAL I/O PINS		•	•		•
PIN INH						
$\Delta V_{H}$	High level voltage drop	I <sub>INH</sub> = 15 mA		0.35	0.75	V
I <sub>leak</sub>	Leakage current	Sleep mode; V <sub>INH</sub> = 0 V	-1		1	μΑ
PIN EN						-
V <sub>il</sub>	Low level input voltage				0.8	V
$V_{ih}$	High level input voltage		2.0			V
R <sub>pd</sub>	Pull-down resistance to ground		50		200	kΩ
PIN RxD						
V <sub>ol</sub>	Low level output voltage	I <sub>sink</sub> = 2 mA			0.65	V
$V_{oh}$	High level output voltage (In Normal mode)	Normal mode, I <sub>source</sub> = -2 mA	V <sub>CC</sub> – 0.65			V
R <sub>pu</sub>	Pull-up resistance to V <sub>CC</sub> (In Standby and Sleep mode)	Standby mode, Sleep mode		10		kΩ
PIN RSTN			•	•		
V <sub>ol</sub>	Low level output voltage	I <sub>sink</sub> = 2 mA			0.65	V
R <sub>pu</sub>	Pull-up resistance to V <sub>CC</sub>		50		200	kΩ
DC CHARACTE	RISTICS					
POWER-ON RE	SET					
POR <sub>H_VBB</sub>	V <sub>BB</sub> POR High level detection threshold				4.5	V
POR <sub>L_VBB</sub>	V <sub>BB</sub> POR Low level detection threshold		1.7		3.8	V
POR_VBB_sl	Maximum slope on V <sub>BB</sub> to guarantee POR				2	V/μs
THERMAL SHU	TDOWN					
$T_{J\_tsd}$	Thermal shutdown junction temperature	For shutdown	165		195	°C
T <sub>J_hyst</sub>	Thermal shutdown hysteresis		9		18	°C
						•

<sup>12.</sup> Measured at output voltage V<sub>CC\_OUT</sub> = (V<sub>CC\_OUT</sub> @ V<sub>BB</sub> = 5 V) – 2%.

13. The voltage drop in Normal mode between LIN and V<sub>BB</sub> pin is the sum of the diode drop and the drop at serial pull–up resistor. The drop at the switch is negligible. See Figure 2.

14. Guaranteed by design. Not tested

### Table 7. DC CHARACTERISTICS - 5 V VERSION

 $V_{BB}$  = 6 V to 28 V;  $T_{J}$  = -40°C to +150°C; unless otherwise specified.

Symbol	Parameter	Conditions		Тур	Max	Unit
DC CHARACTER	RISTICS SUPPLY - PINS V <sub>BB</sub> AND V <sub>CC</sub>					
I <sub>BB_ON</sub>	Supply current	Normal mode; LIN recessive			1.6	mA
I <sub>BB_STB</sub>	Supply current	Standby mode, $V_{BB} = 6 - 18 \text{ V}$ , $T_J < 105^{\circ}\text{C}$	Standby mode, V <sub>BB</sub> = 6 – 18 V, T <sub>J</sub> < 105°C		60	μΑ
I <sub>BB_SLP</sub>	Supply current	Sleep mode, $V_{BB} = 6 - 18 \text{ V}$ , $T_J < 105^{\circ}\text{C}$			20	μΑ
DC CHARACTER	RISTICS – VOLTAGE REGULATOR	•				
V <sub>CC_OUT</sub>	Regulator output voltage	V <sub>CC</sub> load 0 – 100 mA	4.9	5	5.1	V
		100 mA < V <sub>CC</sub> load < 150 mA	4.85	5	5.15	V
I <sub>OUT_LIM</sub>	Overcurrent limitation		150	225	300	mA
V <sub>CC_UV_THR</sub>	Undervoltage detection threshold		4.25	4.5	4.75	V
ΔV <sub>CC_OUT</sub>	Line Regulation	V <sub>BB</sub> 6 – 28 V, I <sub>out</sub> = 5 mA T <sub>J</sub> = 25°C		0.41		mV
	Load Regulation	$I_{out}$ 1 – 100 mA, $V_{BB}$ = 14 V, $T_{J}$ = 25°C		22		mV
$V_{do}$	Dropout Voltage (V <sub>BB</sub> – V <sub>CC_OUT</sub> )	I <sub>out</sub> = 10 mA, T <sub>J</sub> = 25°C		22		mV
	(Note 15) (Figure 20)	$I_{out} = 50 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		108		mV
		I <sub>out</sub> = 100 mA, T <sub>J</sub> = 25°C		216		mV
DC CHARACTER	RISTICS LIN TRANSMITTER			•		
V <sub>LIN_dom_LoSup</sub>	LIN dominant output voltage	$TxD = Low; V_{BB} = 7.3 V$			1.2	V
V <sub>LIN_dom_HiSup</sub>	LIN dominant output voltage	$TxD = Low; V_{BB} = 18 V$			2.0	V
V <sub>LIN_rec</sub>	LIN recessive output voltage (Note 16)	TxD = High; I <sub>LIN</sub> = 10 μA	V <sub>BB</sub> – 1.5		$V_{BB}$	V
I <sub>LIN_lim</sub>	Short circuit current limitation	$V_{LIN} = V_{BB(max)}$	40		200	mA
R <sub>slave</sub>	Internal pull-up resistance		20	33	47	kΩ
C <sub>LIN</sub>	Capacitance on pin LIN (Note 17)			25	35	pF
DC CHARACTER	RISTICS LIN RECEIVER					
V <sub>BUS_dom</sub>	bus voltage for dominant state				0.4	$V_{BB}$
V <sub>BUS_rec</sub>	bus voltage for recessive state		0.6			$V_{BB}$
$V_{rec\_dom}$	Receiver threshold	LIN bus recessive $\rightarrow$ dominant	0.4		0.6	$V_{BB}$
V <sub>rec_rec</sub>	Receiver threshold	LIN bus dominant $\rightarrow$ recessive	0.4		0.6	$V_{BB}$
V <sub>rec_cnt</sub>	Receiver center voltage	(V <sub>rec_dom</sub> + V <sub>rec_rec</sub> ) / 2	0.475		0.525	$V_{BB}$
V <sub>rec_hys</sub>	Receiver hysteresis	(V <sub>rec_rec</sub> - V <sub>rec_dom</sub> )	0.05		0.175	$V_{BB}$
I <sub>LIN_off_dom</sub>	LIN output current bus in dominant state	Driver off; $V_{BB} = 12 \text{ V}$ , $V_{LIN} = 0 \text{ V}$	-1			mA
I <sub>LIN_off_rec</sub>	LIN output current bus in recessive state	Driver off; V <sub>BB</sub> < 18 V, V <sub>BB</sub> < V <sub>LIN</sub> < 18 V			1	μΑ
I <sub>LIN_no_</sub> GND	Communication not affected	V <sub>BB</sub> = GND = 12 V; 0 < V <sub>LIN</sub> < 18 V	V <sub>BB</sub> = GND = 12 V; -1 0 < V <sub>LIN</sub> < 18 V		1	mA
I <sub>LIN_no_VBB</sub>	LIN bus remains operational	V <sub>BB</sub> = GND = 0 V; 0 < V <sub>LIN</sub> < 18 V			5	μΑ

<sup>15.</sup> Measured at output voltage V<sub>CC\_OUT</sub> = (V<sub>CC\_OUT</sub> @ V<sub>BB</sub> = 6 V) – 2%.

16. The voltage drop in Normal mode between LIN and V<sub>BB</sub> pin is the sum of the diode drop and the drop at serial pull–up resistor. The drop at the switch is negligible. See Figure 2.

17. Guaranteed by design. Not tested

### Table 7. DC CHARACTERISTICS - 5 V VERSION

 $V_{BB}$  = 6 V to 28 V;  $T_{J}$  = -40°C to +150°C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DC CHARACTER	RISTICS – DIGITAL I/O PINS					
PIN WAKE						
V <sub>WAKE_TH</sub>	Threshold voltage		0.35		0.65	$V_{BB}$
I <sub>leak</sub>	Input leakage current	V <sub>WAKE</sub> = 0 V; V <sub>BB</sub> = 18 V	-1	-0.5	1	μΑ
t <sub>WAKE_MIN</sub>	Debounce time	Sleep mode; rising and falling edge	8		54	μs
PINS TxD AND S	STB		•		•	
V <sub>il</sub>	Low level input voltage				0.8	V
V <sub>ih</sub>	High level input voltage		2.0			V
R <sub>pu</sub>	Pull-up resistance to V <sub>CC</sub>		50		200	kΩ
PIN INH			•	•	•	•
$\Delta V_{H}$	High level voltage drop	I <sub>INH</sub> = 15 mA		0.35	0.75	V
I <sub>leak</sub>	Leakage current	Sleep mode; V <sub>INH</sub> = 0 V	-1		1	μΑ
PIN EN			•	•	•	•
V <sub>il</sub>	Low level input voltage				0.8	V
V <sub>ih</sub>	High level input voltage		2.0			V
R <sub>pd</sub>	Pull-down resistance to ground		50		200	kΩ
PIN RxD			•	•	•	•
V <sub>ol</sub>	Low level output voltage	I <sub>sink</sub> = 2 mA			0.65	V
$V_{oh}$	High level output voltage (In Normal mode)	Normal mode, I <sub>source</sub> = −2 mA	V <sub>CC</sub> – 0.65			V
$R_{pu}$	Pull-up resistance to V <sub>CC</sub> (In Standby and Sleep mode)	Standby mode, Sleep mode		10		kΩ
PIN RSTN						
V <sub>ol</sub>	Low level output voltage	I <sub>sink</sub> = 2 mA			0.65	V
R <sub>pu</sub>	Pull-up resistance to V <sub>CC</sub>		50		200	kΩ
DC CHARACTER	RISTICS					
POWER-ON RE	SET					
POR <sub>H_VBB</sub>	V <sub>BB</sub> POR High level detection threshold				4.5	V
$POR_{L\_VBB}$	V <sub>BB</sub> POR Low level detection threshold		1.7		3.8	V
POR_VBB_sl	Maximum slope on V <sub>BB</sub> to guarantee POR				2	V/μs
THERMAL SHUT	FDOWN		•		•	•
$T_{J\_tsd}$	Thermal shutdown junction temperature	For shutdown	165		195	°C
T <sub>J_hyst</sub>	Thermal shutdown hysteresis		9		18	°C

<sup>15.</sup> Measured at output voltage V<sub>CC\_OUT</sub> = (V<sub>CC\_OUT</sub> @ V<sub>BB</sub> = 6 V) – 2%.

16. The voltage drop in Normal mode between LIN and V<sub>BB</sub> pin is the sum of the diode drop and the drop at serial pull–up resistor. The drop at the switch is negligible. See Figure 2.

17. Guaranteed by design. Not tested

### Table 8. AC CHARACTERISTICS - 3.3 V AND 5 V VERSIONS

 $V_{BB}$  = 7 V to 18 V;  $T_{J}$  = -40°C to +150°C; unless otherwise specified.

CS LIN TRANSMITTER					
Duty Cycle 1 = t <sub>BUS_rec(min)</sub> / (2 x t <sub>Bit</sub> ) see Figure 24	Normal slope mode $TH_{rec(max)} = 0.744 \text{ x V}_{BB}$ $TH_{dom(max)} = 0.581 \text{ x V}_{BB}$ $t_{Bit} = 50  \mu\text{s}$ $V_{BB} = 7 \text{ V to } 18 \text{ V}$	0.396		0.5	
Duty Cycle 2 = $t_{BUS\_rec(max)}$ / (2 x $t_{Bit}$ ) see Figure 24	Normal slope mode $TH_{rec(min)} = 0.422 \times V_{BB}$ $TH_{dom(min)} = 0.284 \times V_{BB}$ $t_{Bit} = 50 \ \mu s$ $V_{BB} = 7.6 \ V \ to 18 \ V$			0.581	
Duty Cycle 3 = $t_{BUS\_rec(min)}$ / (2 x $t_{Bit}$ ) see Figure 24	Normal slope mode $TH_{rec(max)} = 0.778 \text{ x V}_{BB}$ $TH_{dom(max)} = 0.616 \text{ x V}_{BB}$ $t_{Bit} = 96  \mu\text{s}$ $V_{BB} = 7 \text{ V to } 18 \text{ V}$	0.417		0.5	
Duty Cycle 4 = $t_{BUS\_rec(max)}$ / (2 x $t_{Bit}$ ) see Figure 24	Normal slope mode $TH_{rec(min)} = 0.389 \times V_{BB}$ $TH_{dom(min)} = 0.251 \times V_{BB}$ $t_{Bit} = 96 \ \mu s$ $V_{BB} = 7.6 \ V \ to \ 18 \ V$	0.5		0.590	
LIN falling edge	Normal slope mode; V <sub>BB</sub> = 12 V; L1, L2 (Note 18)			22.5	μS
LIN rising edge	Normal slope mode; V <sub>BB</sub> = 12 V; L1, L2 (Note 18)	V;		22.5	μS
LIN slope symmetry	Normal slope mode; V <sub>BB</sub> = 12 V; L1, L2 (Note 18)	2 V; –4		4	μS
LIN falling edge	Normal slope mode; V <sub>BB</sub> = 12 V; L3 (Note 18)			27	μS
LIN rising edge	Normal slope mode; V <sub>BB</sub> = 12 V; L3 (Note 18)			27	μS
LIN slope symmetry	Normal slope mode; V <sub>BB</sub> = 12 V; L3 (Note 18)	<b>-</b> 5		5	μS
LIN falling edge	Low slope mode (Note 19); V <sub>BB</sub> = 12 V; L3 (Note 18)			62	μS
LIN rising edge	Low slope mode (Note 19); V <sub>BB</sub> = 12 V; L3 (Note 18)			62	μS
Dominant timeout for wake-up via LIN bus		30		150	μS
TxD dominant timeout	TxD = Low	6		20	ms
V <sub>CC</sub> undervoltage detection debounce time		1.5	5	10	μS
Extension time of RSTN Low pulse beyond V <sub>CC</sub> undervoltage		3	6	10	ms
CS LIN RECEIVER					
Propagation delay of receiver falling edge		0.1		6	μs
Propagation delay of receiver rising edge		0.1		6	μS
Propagation delay symmetry	t <sub>rec_prop_down</sub> - t <sub>rec_prop_up</sub>	-2		2	μS
	Duty Cycle 2 = t <sub>BUS_rec(max)</sub> / (2 x t <sub>Bit</sub> ) see Figure 24  Duty Cycle 3 = t <sub>BUS_rec(min)</sub> / (2 x t <sub>Bit</sub> ) see Figure 24  Duty Cycle 4 = t <sub>BUS_rec(max)</sub> / (2 x t <sub>Bit</sub> ) see Figure 24  LIN falling edge  LIN rising edge  LIN falling edge  LIN falling edge  LIN rising edge  CIN falling edge  LIN rising edge  LIN rising edge  CIN rising edge  COLUMER COLUME  Propagation delay of receiver falling edge  Propagation delay of receiver rising edge	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TH <sub>dom(max</sub> ) = 0.581 x V <sub>BB</sub> t <sub>Bi</sub> = 50 µs V <sub>BB</sub> = 7 V to 18 V	TH <sub>don(max)</sub> = 0.581 x V <sub>BB</sub> t <sub>BB</sub> = 50 µs V <sub>BB</sub> = 7 V to 18 V	TH-gom(max) = 0.581 x VBB to 18 to

<sup>18.</sup> The AC parameters are specified for following RC loads on the LIN bus: L1 = 1 k $\Omega$  / 1 nF; L2 = 660  $\Omega$  / 6.8 nF; L3 = 500  $\Omega$  / 10 nF. 19. Low slope mode is not compliant to the LIN 1.3 or LIN 2.0/2.1 standard.

# REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS

(3.3 V Version)

#### **Load Transient Responses**




Figure 8. Load Transient Response (I<sub>CC</sub> 100 μA to 100 mA)





Figure 9. Load Transient Response (I<sub>CC</sub> 1 mA to 100 mA)






Figure 10. Line Transient Response (V<sub>BB</sub> 5 V to 28 V)




Figure 11. Line Transient Response (V<sub>BB</sub> 5 V to 28 V)

#### REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS

(3.3 V Version)

#### **Static Characteristics**




Figure 12. Dropout Voltage vs. Temperature




Figure 14. Ground Current vs. Output Current




Figure 13. Output Voltage vs. Output Current





Figure 15. Output Voltage vs. Temperature


# REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS

(5 V Version)

### **Load Transient Responses**



**Figure 16. Load Transient Response** (I<sub>CC</sub> 100  $\mu$ A to 100 mA)



Time (1 ms/DIV)

Figure 17. Load Transient Response (I<sub>CC</sub> 1 mA to 100 mA)

#### **Line Transient Responses**




Figure 18. Line Transient Response (V<sub>BB</sub> 6 V to 28 V)




Figure 19. Line Transient Response (V<sub>BB</sub> 6 V to 28 V)

#### REGULATOR TYPICAL PERFORMANCE CHARACTERISTICS

(5 V Version)

#### **Static Characteristics**




Figure 20. Dropout Voltage vs. Temperature




Figure 22. Ground Current vs. Output Current




Figure 21. Output Voltage vs. Output Current




Figure 23. Output Voltage vs. Temperature




Figure 24. LIN Transmitter Duty Cycle





Figure 25. LIN Transmitter Rising and Falling Times



### **ORDERING INFORMATION**

Device	Description	Temperature Range	Package	Shipping <sup>†</sup>
NCV7425DW0G	LIN Transceiver + 3.3 V Regulator + Reset Pin			46 Units / Tube
NCV7425DW0R2G	Regulator + Reset Fill	-40°C to 125°C	SOIC-16 WB EP	1500 / Tape & Reel
NCV7425DW5G	LIN Transceiver + 5 V	-40 C to 125 C	(Pb-Free)	46 Units / Tube
NCV7425DW5R2G	Regulator + Reset Pin			1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### SOIC-16 LEAD WIDE BODY, EXPOSED PAD **PDW SUFFIX** CASE 751AG **ISSUE A** -U-4444 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD В ⊕ 0.25 (0.010) M W(M) R x 45 PROTRUSION MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER -W-DIMENSION DIDOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF THE D DIMENSION **G** 14 PL PIN 1 I.D. AT MAXIMUM MATERIAL CONDITION **DETAIL E** 6. 751R-01 OBSOLETE, NEW STANDARD 751R-02. TOP SIDE **MILLIMETERS** INCHES DIM MIN MAX MIN MAX C 10.15 10.45 0.400 0.411 В 7.40 7.60 0.292 0.299 -T-2.35 2.65 0.093 0.104 0.10 (0.004) Τ SEATING PLANE D 0.35 0.49 0.014 0.019 F 0.50 0.90 0.020 0.035 G 0.050 BSC 0.25 (0.010) M Τ U® WS 1.27 BSC 3.45 3.66 0.136 0.25 0.32 0.010 0.012 **DETAIL E** K 0.00 0.10 0.000 0.004 4.72 0.186 0.194 4.93 SOLDERING FOOTPRINT\* 10.05 10.55 0.395 0.415 0.75 | 0.010 | 0.029 0.25 EXPOSED PAD 0.350 Exposed 0.175 Pad 0.050 **BACK SIDE** 0.188 0.200 0.376 0.074 DIMENSIONS: INCHES

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative