# Low Dropout Linear Regulator with Watchdog, Wake Up, RESET, and ENABLE

The NCV8518A device is a precision micropower voltage regulator. It has a fixed output voltage of 5.0 V and regulates within  $\pm 2\%$ . It is suitable for use in all automotive environments and contains all the required functions to control a microprocessor. This device has low dropout voltage and low quiescent current. It includes a watchdog timer, adjustable reset, wake up and enable function. Also encompassed in this device are safety features such as thermal shutdown and short circuit protection. It is capable of handling up to 45 V transients.

### Features


- Output Voltage of 5.0 V
- ±2% Output Voltage Tolerance
- Output Current up to 250 mA
- Micropower Compatible Control Functions:
  - ENABLE
  - Watchdog
  - RESET
  - Wake Up
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control
- Low Dropout Voltage
- Low Quiescent Current of 100 µA
- Protection Features:
  - Thermal Shutdown
  - Short Circuit
- Low Sleep Mode Current less than 1.0 µA
- AEC Qualified
- PPAP Capable
- These are Pb-Free Devices

### Applications

- Tire Pressure Monitor
- Battery Powered Consumer Electronics



http://onsemi.com




### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV8518APDG	SOIC-8*	98 Units / Rail
NCV8518APDR2G	SOIC-8*	2500 / Tape & Reel
NCV8518APWG	SOIC-16*	47 Units / Rail
NCV8518APWR2G	SOIC-16*	1000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*These packages are inherently Pb-Free.

### **PIN CONNECTIONS**



### **PIN FUNCTION DESCRIPTION**

Р	in			
SOIC-8 EP	SOIC-16 EP	Symbol	Description	
4	8	V <sub>OUT</sub>	Regulated output voltage.	
5	9	V <sub>IN</sub>	Input supply voltage.	
7	13	WDI	CMOS compatible Watchdog input. The watchdog function monitors the falling edge of the incoming signal.	
2	3	GND	Ground connection.	
6	11	ENABLE	ENABLE control for the IC. Positive logic. If ENABLE control will not be used, connect this pin to $V_{IN}$ via a 20k current limiting resistor. Internal ESD protection structures will clamp the maximum ENABLE voltage to approximately 21 V.	
8	15	RESET	CMOS compatible output $\overrightarrow{\text{RESET}}$ goes low whenever $V_{OUT}$ drops by more than 7.0% from nominal, or during the absence of a correct watchdog signal.	
3	5	Delay	Buffered reference voltage used to create timing current for $\overrightarrow{\text{RESET}}$ and Watchdog threshold frequency from $R_{\text{Delay.}}$	
_	1, 2, 4, 6, 7, 10, 12, 14	NC	No Connection.	
1	16	Wake Up	Continuously generated signal that interrupts the microprocessor from sleep mode.	
EPAD	EPAD	EPAD	Connect to Ground potential or leave unconnected.	




Figure 1. Block Diagram

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V <sub>IN</sub>	-0.3 to 45	V
ENABLE Voltage (ENABLE may be connected to V <sub>IN</sub> through an external 20k resistor without damage)	V <sub>ENABLE</sub>	–0.3 to 16	V
Output Voltage	V <sub>OUT</sub>	-0.3 to +7.0	V
RESET Voltage	V <sub>RESET</sub>	0 V to V <sub>OUT</sub>	V
RESET Current (RESET may be incidentally shorted either to V <sub>OUT</sub> or to GND without damage)	I <sub>RESET</sub>	Internally Limited	mA
ESD Susceptibility (Human Body Model)	-	2.0	kV
Logic Inputs/Outputs (Reset, WDI, Wake Up, Delay)	-	-0.3 to +7.0	V
Operating Junction Temperature	TJ	-40 to150	°C
Storage Temperature Range	Τ <sub>S</sub>	–55 to +150	°C
Moisture Sensitivity Level SOIC-16 EP (Case 751R) SOIC-8 EP (Case 751AC)	MSL	1 2	
Lead Temperature Soldering: Reflow Leaded Part 60–150 sec above 183°C, 30 sec max at peak Lead-Free Part 60–150 sec above 217°C, 40 sec max at peak	- -	240 peak 265 peak	°C ℃

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **THERMAL CHARACTERISTICS**

Parameter	Board/Mounting Conditions Typical Value						
SO-8 Exposed Pad Package							
	100 sq. mm spreader board (Note 1)	1 sq. inch spreader board (Note 2)					
Junction to case top ( $\Psi_{\text{JT}}$ )	14	14	°C/W				
Junction to lead1 ( $\Psi_{JL1}$ )	36	26	°C/W				
Junction to board ( $\Psi_{\text{JB}}$ ) (Note 3)	15	14	°C/W				
Junction to ambient $(\theta_{JA})$	126	80	°C/W				

#### SO-16 Exposed Pad Package

	100 sq. mm spreader board (Note 1)	1 sq. inch spreader board (Note 2)	
Junction to case top ( $\Psi_{JT}$ )	20	20	°C/W
Junction to lead1 ( $\Psi_{JL1}$ )	41	26	°C/W
Junction to board ( $\Psi_{\text{JB}}$ ) (Note 3)	12	12	°C/W
Junction to ambient ( $\theta_{JA}$ )	113	70	°C/W

#### Specific notes on thermal characterization conditions:

All boards are 0.062" thick FR4, 3" square, with varying amounts of copper heat spreader, in still air (free convection) conditions. Numerical values are derived from an axisymmetric finite-element model where active die area, total die area, flag area, pad area, and board area are equated to the actual corresponding areas.

1. 1 oz copper, 100 mm<sup>2</sup> (0.155 in<sup>2</sup>) spreader area (includes exposed pad).

2. 1 oz copper, 645 mm<sup>2</sup> (1 in<sup>2</sup>) spreader area (includes exposed pad).

3. "board" is defined as center of exposed pad soldered to board; this is the recommended number to be used for thermal calculations, as it best represents the primary heat flow path and is least sensitive to board and ambient properties.

<b>ELECTRICAL CHARACTERISTICS</b> (-40°C $\leq$ T <sub>J</sub> $\leq$ 150°C; 6.0 V $\leq$ V <sub>IN</sub> $\leq$ 28 V, 100 $\mu$ A $\leq$ I <sub>OUT</sub> $\leq$ 150 mA, C <sub>2</sub> = 1.0 $\mu$ F, R <sub>Delay</sub> = 60 k;	
unless otherwise specified.)	

Characteristic	Symbol	Min	Тур	Max	Unit
Output		-	-	-	-
Output Voltage	V <sub>OUT</sub>	4.9 -2%	5.00	5.10 +2%	V
Dropout Voltage (V <sub>IN</sub> – V <sub>OUT</sub> , $I_{OUT}$ = 150 mA) (Note 4)	V <sub>DO</sub>	-	425	750	mV
Load Regulation (V <sub>IN</sub> = 13.5 V, 100 $\mu A \leq I_{OUT} \leq$ 150 mA)	Reg <sub>load</sub>	-	5.0	30	mV
Line Regulation (6.0 V $\leq$ V <sub>IN</sub> $\leq$ 28 V, I <sub>OUT</sub> = 5.0 mA)	Reg <sub>line</sub>	-	5.0	20	mV
Current Limit	I <sub>lim</sub>	255	400	_	mA
Thermal Shutdown (Guaranteed by Design)	T <sub>Jmax</sub>	150	180	210	°C
Quiescent Current (V <sub>IN</sub> = 13.5 V, I <sub>OUT</sub> = 100 $\mu$ A, 150 mA, ENABLE = 2.0 V) (ENABLE = 0 V, T <sub>A</sub> = +125°C)	Ι <sub>Q</sub>		100 -	150 1.0	μΑ
RESET					
Threshold Voltage	-	4.50	4.65	4.75	V
Output Low (R <sub>LOAD</sub> = 10 k to V <sub>OUT</sub> , V <sub>OUT</sub> = 1.0 V)	-	-	0.2	0.4	V
Output High (R <sub>LOAD</sub> = 10 k to GND)	-	V <sub>OUT</sub> - 0.4	V <sub>OUT</sub> - 0.2	-	V
Power On Reset Delay Time $(V_{IN} = 13.5 \text{ V}, \text{R}_{Delay} = 60 \text{ k}, \text{I}_{OUT} = 5.0 \text{ mA})$ $(V_{IN} = 13.5 \text{ V}, \text{R}_{Delay} = 120 \text{ k}, \text{I}_{OUT} = 5.0 \text{ mA})$ $V_{IN} = 13.5 \text{ V}, \text{R}_{Delay} = 500 \text{ k}, \text{I}_{OUT} = 5.0 \text{ mA})$	t <sub>D</sub>	2.0 _ _	3.0 6.0 25	4.0 - -	ms
Reset Reaction Time	Trr	-	20	_	μs
Input and ENABLE Transient Rejection (Note 6)	dV/dt	1.0	-	_	V/μs
Watchdog Input					
Threshold	WDI <sub>high</sub>	30	50	70	%V <sub>OUT</sub>
Hysteresis	WDI <sub>hys</sub>	25	100	-	mV
Input Current (WDI = 6.0 V)	-	-	0.1	2.0	μA
Wake Up Rising Edge to WDI Falling Edge Delay Wake Up	-	5.0	-	-	μs
ENABLE (Note 5)					-
Input Threshold Logic Low Logic High	V <sub>th(EN)</sub>	_ 2.0		0.8	V
		1			+

4. Measured when the output voltage has dropped 2% from the nominal value. 5. If ENABLE is connected to  $V_{IN}$ , a 20 k $\Omega$  resistor must be placed in series. 6. Slew rates in excess of this limit may cause RESET to change state.

Input Current (ENABLE = 2.0 V)

3.0

10

μA

### $\textbf{ELECTRICAL CHARACTERISTICS (continued)} \quad (-40^{\circ}C \leq T_J \leq 150^{\circ}C; \ 6.0 \ V \leq V_{IN} \leq 28 \ V, \ 100 \ \mu A \leq I_{OUT} \leq 150 \ mA, \ A \leq I_{OU$

 $C_2 = 1.0 \ \mu\text{F}, R_{\text{Delay}} = 60 \ \text{k}; \text{ unless otherwise specified.})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Wake Up Output (V <sub>IN</sub> = 14 V, I <sub>OUT</sub> = 5.0 mA)	-	-			-
Wake Up Period (R <sub>DELAY</sub> = 60 k) (R <sub>DELAY</sub> = 120 k) (R <sub>DELAY</sub> = 500 k)	-	18 - -	25 50 208	32 - -	ms
Wake Up Duty Cycle Nominal	-	45	50	55	%
RESET HIGH to Wake Up Rising Delay Time (R <sub>DELAY</sub> = 60 k) 50% RESET Rising Edge to 50% Wake Up Edge (R <sub>DELAY</sub> = 120 k) (R <sub>DELAY</sub> = 500 k)	-	9.0 _ _	12.5 25 104	16 - -	ms
Wake Up Response to Watchdog Input 50% WDI Falling Edge to 50% Wake Up Falling Edge	-	_	0.1	5.0	μs
Wake Up Response to RESET 50% RESET Falling Edge to 50% Wake Up Falling Edge $(V_{OUT} = 5.0 V \rightarrow 4.5 V)$	-	-	0.1	5.0	μs
Output Low (R <sub>LOAD</sub> = 10 k)	-	-	0.2	0.4	V
Output High (R <sub>LOAD</sub> = 10 k)		V <sub>OUT</sub> - 0.5	V <sub>OUT</sub> - 0.25	_	V
Delay					
Output Voltage (R <sub>DELAY</sub> = 60 k, 120 k, 500 k)	_	-	0.48	_	V

### **DEFINITION OF TERMS**

**Dropout Voltage:** The input-to-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature.

Input Voltage: The DC voltage applied to the input terminals with respect to ground.


**Line Regulation:** The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Load Regulation: The change in output voltage for a change in load current at constant chip temperature.


**Quiescent Current:** The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current with no load.

**Current Limit:** Peak current that can be delivered to the output.


### TIMING DIAGRAMS
















### **TYPICAL PERFORMANCE CHARACTERISTICS**








Figure 7. POR Delay vs. Temperature, 60 k $\Omega$  Rdelay





Figure 8. POR Delay vs. Temperature, 120 k $\Omega$  Rdelay







Figure 10. Wakeup Period vs. Temperature

### **TYPICAL PERFORMANCE CHARACTERISTICS**



### **OPERATING DESCRIPTION**

#### General

The NCV8518A is a precision micropower voltage regulator featuring low quiescent current (100  $\mu$ A typical at 250 mA load) and low dropout voltage (450 mV typical at 150 mA). Integrated microprocessor control functions include Watchdog, Wakeup and RESET. An Enable input is provided for logic level control of the regulator state. The combination of low quiescent current and comprehensive microprocessor interface functions make the NCV8518A ideal for use in both battery operated and automotive applications.

The NCV8518A is internally protected against short circuit and thermal runaway conditions. No external components are required to engage these protective mechanisms. The device continues to operate through 45 volt input transients, an important consideration in automotive environments.

### Wakeup and Watchdog

To reduce battery drain, a microprocessor or microcontroller can transition to a low current consumption ("sleep") mode when code execution is suspended or complete. The NCV8518A Wakeup signal is generated and output periodically to interrupt sleep mode. The nominal Wakeup output is a 5 volt square wave (generated from VOUT) with a duty cycle of 50%, at a frequency determined by external timing resistor  $R_{DELAY}$ . In response to the rising edge of the Wakeup signal, the microprocessor will subsequently output a Watchdog pulse and check its inputs to decide if it should resume normal operation or remain in sleep mode.

The NCV8518A responds to the falling edge of the Watchdog signal, which it expects at least once during each Wakeup period. When the correct Watchdog signal is received, the Wakeup output is forced low. Other Watchdog pulses received within the same cycle are ignored. The Watchdog circuitry continuously monitors the input Watchdog signal (WDI) from the microprocessor. The absence of a falling edge on the Watchdog input during one Wakeup cycle will cause a Reset pulse to be output at the end of the Wakeup cycle (see Figure 4).

#### RESET

As output voltage falls, the  $\overline{\text{RESET}}$  output will maintain its current state down to V<sub>OUT</sub> = 1 V. A Reset signal (active low) is asserted for any of four conditions:

- 1. During power up, RESET is held low until the output voltage is in regulation.
- 2. During operation, if the output voltage falls below the Reset threshold,  $\overline{\text{RESET}}$  switches low, and will remain low until both the output voltage has recovered and the Reset delay timer cycle has completed following that recovery.
- 3. RESET will switch low if the regulator does not receive a Watchdog input signal within a Wakeup period.
- 4. Regardless of output voltage,  $\overline{\text{RESET}}$  will switch low if the regulator input voltage V<sub>IN</sub>, falls below a level required to sustain the internal control circuits. The specific voltage is temperature dependent, and is approximately 4.75 V at 20°C.

The Wakeup output is pulled low during a  $\overline{\text{RESET}}$  regardless of the cause of the  $\overline{\text{RESET}}$ . After the  $\overline{\text{RESET}}$  returns high, the Wakeup cycle begins again (see Figure 4).

The  $\overline{\text{RESET}}$  Delay Time, Wakeup signal frequency and  $\overline{\text{RESET}}$  high to Wakeup delay time are all set by one external resistor, RDelay, according to the following equations:

Wakeup Period (seconds) = (4.17  $\times$  10<sup>-7</sup>) \* R<sub>DELAY</sub> ( $\Omega$ )

**RESET** Delay Time (seconds) =  $(5.21 \times 10^{-8}) * R_{\text{DELAY}} (\Omega)$ 

$$\label{eq:RESET} \begin{array}{l} \mbox{High to Wakeup Delay Time (seconds)} = \\ (2.08 \, \times \, 10^{-7}) \, * \, \mbox{R}_{\mbox{DELAY}} \left( \Omega \right) \end{array}$$

The voltage present at the Delay pin is a buffered bandgap voltage ( $\sim$ 1.25 V) and can be used as a reference for an external tracking regulator.

### Enable

This is a standard TTL and CMOS logic compatible input that can be used to turn the regulator on or off. Logic high enables the regulator; logic low disables it (also called *shutdown*). In the disabled/shutdown state, the pass transistor is off and total quiescent current is less than 1  $\mu$ A.






Figure 17. Application Circuit

#### PACKAGE DIMENSIONS




**SOLDERING FOOTPRINT\*** 



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative