# N-Channel Power MOSFET 600 V, 1.2 $\Omega$

#### **Features**

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	600	٧
Continuous Drain Current, R <sub>0JC</sub> (Note 1)	I <sub>D</sub>	7.1	Α
Continuous Drain Current $T_A = 100$ °C, $R_{\theta JC}$ (Note 1)	I <sub>D</sub>	4.5	Α
Pulsed Drain Current, V <sub>GS</sub> @ 10 V	I <sub>DM</sub>	28	Α
Power Dissipation, $R_{\theta JC}$	$P_{D}$	35	W
Gate-to-Source Voltage	V <sub>GS</sub>	±30	V
Single Pulse Avalanche Energy, L = 6.3 mH, $I_D$ = 6.0 A	E <sub>AS</sub>	113	mJ
ESD (HBM) (JESD22-A114)	V <sub>esd</sub>	3000	V
RMS Isolation Voltage (t = 0.3 sec., R.H. $\leq$ 30%, T <sub>A</sub> = 25°C) (Figure 13)	V <sub>ISO</sub>	4500	V
Peak Diode Recovery (Note 2)	dv/dt	4.5	V/ns
Continuous Source Current (Body Diode)	I <sub>S</sub>	6.0	Α
Maximum Temperature for Soldering Leads	TL	260	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Limited by maximum junction temperature
- 2.  $I_{SD}$  = 6.0 A, di/dt  $\leq$  100 A/ $\mu$ s,  $V_{DD}$   $\leq$  BV $_{DSS}$ ,  $T_J$  = +150°C




### ON Semiconductor®

http://onsemi.com

V <sub>DSS</sub> (@ T <sub>Jmax</sub> )	R <sub>DS(ON)</sub> (MAX) @ 3 A	
650 V	1.2 Ω	





#### **ORDERING AND MARKING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

#### THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	3.6	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\theta JA}$	50	

<sup>3.</sup> Insertion mounted

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		BV <sub>DSS</sub>	600			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> = 1 mA		$\Delta BV_{DSS}/ \Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	25		I <sub>DSS</sub>			1	μΑ
	$V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}$	150°C				50	
Gate-to-Source Forward Leakage	V <sub>GS</sub> = ±20 V		I <sub>GSS</sub>			±10	μΑ
ON CHARACTERISTICS (Note 4)					-		
Static Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 3.0 \text{ A}$		R <sub>DS(on)</sub>		0.98	1.2	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$		V <sub>GS(th)</sub>	3.0	3.9	4.5	V
Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 3.0 A		9FS		5.0		S
YNAMIC CHARACTERISTICS					-		
Input Capacitance (Note 5)	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		C <sub>iss</sub>	738	923	1107	pF
Output Capacitance (Note 5)			C <sub>oss</sub>	90	106	125	
Reverse Transfer Capacitance (Note 5)			C <sub>rss</sub>	15	23	30	
Total Gate Charge (Note 5)			$Q_g$	15.5	31	47	nC
Gate-to-Source Charge (Note 5)			Q <sub>gs</sub>	3	6.3	9.5	
Gate-to-Drain ("Miller") Charge (Note 5)	$V_{DD} = 300 \text{ V}, I_D = 6.0 \text{ A}, V_{GS} = 10 \text{ V}$		$Q_{gd}$	8	17	24.5	
Plateau Voltage			V <sub>GP</sub>		6.4		V
Gate Resistance			R <sub>g</sub>		3.2		Ω
RESISTIVE SWITCHING CHARACTERI	STICS				-		
Turn-On Delay Time	$V_{DD}$ = 300 V, $I_{D}$ = 6.0 A, $V_{GS}$ = 10 V, $R_{G}$ = 5 $\Omega$		t <sub>d(on)</sub>		13		ns
Rise Time			t <sub>r</sub>		17		
Turn-Off Delay Time			t <sub>d(off)</sub>		30		
Fall Time			t <sub>f</sub>		28		
OURCE-DRAIN DIODE CHARACTERI	STICS (T <sub>C</sub> = 25°C unless otherw	vise noted)					
Diode Forward Voltage	$I_{S} = 6.0 \text{ A}, V_{GS} = 0 \text{ V}$		$V_{SD}$			1.6	V
Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}$ $I_S = 6.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		t <sub>rr</sub>		338		ns
Reverse Recovery Charge			Q <sub>rr</sub>		2.0		μC

<sup>4.</sup> Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.
5. Guaranteed by design.

#### TYPICAL CHARACTERISTICS




Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area for NDF06N60Z

## **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Impedance for NDF06N60Z




Figure 13. Mounting Position for Isolation Test

Measurement made between leads and heatsink with all leads shorted together.


<sup>\*</sup>For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NDF06N60ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF06N60ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **MARKING DIAGRAMS**



A = Location Code


Y = Year

WW = Work Week

G, H = Pb-Free, Halogen-Free Package

### **PACKAGE DIMENSIONS**

#### TO-220 FULLPAK CASE 221D-03 ISSUE K



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH
  3. 221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03.


	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.617	0.635	15.67	16.12	
В	0.392	0.419	9.96	10.63	
С	0.177	0.193	4.50	4.90	
D	0.024	0.039	0.60	1.00	
F	0.116	0.129	2.95	3.28	
G	0.100	BSC	2.54	BSC	
Н	0.118	0.135	3.00	3.43	
J	0.018	0.025	0.45	0.63	
K	0.503	0.541	12.78	13.73	
L	0.048	0.058	1.23	1.47	
N	0.200	0.200 BSC 5.08 BSC		BSC	
Q	0.122	0.138	3.10	3.50	
R	0.099	0.117	2.51	2.96	
S	0.092	0.113	2.34	2.87	
U	0.239	0.271	6.06	6.88	

STYLE 1: PIN 1. GATE 2. DRAIN 3. SOURCE

#### PACKAGE DIMENSIONS

#### TO-220 FULLPACK, 3-LEAD

CASE 221AH **ISSUE B** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
- CONTOUR UNCONTROLLED IN THIS AREA.

  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST
- EXTREME OF THE PLASTIC BODY.
  DIMENSION b2 DOES NOT INCLUDE DAMBAR
  PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.70		
b	0.54	0.84		
b2	1.10	1.40		
С	0.49	0.79		
D	14.70	15.30		
Е	9.70	10.30		
е	2.54	2.54 BSC		
H1	6.70	7.10		
L	12.70	14.73		
L1		2.80		
Р	3.00	3.40		
Q	2.80	3.20		

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative