## DESCRIPTION

The NE630 is a wideband RF switch fabricated in BiCMOS technology and incorporating on-chip CMOS/TTL compatible drivers. Its primary function is to switch signals in the frequency range DC 1 GHz from one $50 \Omega$ channel to another. The switch is activated by a CMOS/TTL compatible signal applied to the enable channel 1 pin (ENCH1).
The extremely low current consumption makes the NE/SA630 ideal for portable applications. The excellent isolation and low loss makes this a suitable replacement for PIN diodes.
The NE/SA630 is available in an 8-pin dual in-line plastic package and an 8 -pin SO (surface mounted miniature) package.

## FEATURES

-Wideband (DC - 1GHz)

- Low through loss ( 1 dB typical at 200 MHz )
- Unused input is terminated internally in $50 \Omega$
- Excellent overload capability ( 1 dB gain compression point +18 dBm at 300 MHz )
-Low DC power ( $170 \mu \mathrm{~A}$ from 5V supply)
- Fast switching (20ns typical)
$\bullet$ Good isolation (off channel isolation 60 dB at 100 MHz )


## PIN CONFIGURATION



Figure 1. Pin Configuration

- Low distortion ( $\mathrm{IP}_{3}$ intercept +33 dBm )
- Good $50 \Omega$ match (return loss 18 dB at 400 MHz )
- Full ESD protection
- Bidirectional operation


## APPLICATIONS

- Digital transceiver front-end switch
- Antenna switch
- Filter selection
- Video switch
- FSK transmitter


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| DWG \# |  |  |
| 8-Pin Plastic Dual In-Line Package (DIP) | 0 to $70^{\circ} \mathrm{C}$ | NE630N |
| 8-Pin Plastic Small Outline (SO) package (Surface-mount) | 0 to $70^{\circ} \mathrm{C}$ | SOT97-1 |
| 8-Pin Plastic Dual In-Line Package (DIP) | -40 to $+85^{\circ} \mathrm{C}$ | NE630D |
| 8-Pin Plastic Small Outline (SO) package (Surface-mount) | -40 to $+85^{\circ} \mathrm{C}$ | SA630N |

## BLOCK DIAGRAM



Figure 2. Block Diagram
RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | RATING | UNITS |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 to 5.5 V | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range <br> NE Grade <br> SA Grade | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating junction temperature range <br> NE Grade <br> SA Grade | 0 to +90 <br> -40 to +105 | ${ }^{\circ}$ |

## EQUIVALENT CIRCUIT



Figure 3. Equivalent Circuit

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | -0.5 to +5.5 | V |
|  | Power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (still air) ${ }^{1}$ <br> 8-Pin Plastic DIP <br> 8-Pin Plastic SO | 1160 | mW |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum operating junction temperature | 780 | mW |
| $\mathrm{~T}_{\text {JMAX }}$ | Maximum power input/output | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{MAX}}$ | +20 | dBm |  |
| $\mathrm{T}_{\mathrm{STG}}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, $\theta_{\mathrm{JA}}$ :

$$
\text { 8-Pin DIP: } \theta_{\mathrm{JA}}=108^{\circ} \mathrm{C} / \mathrm{W}
$$

8 -Pin SO: $\theta_{\mathrm{JA}}=158^{\circ} \mathrm{C} / \mathrm{W}$

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA630 |  |  |  |
|  |  |  | MIN | TYP | MAX |  |
| IDD | Supply current |  | 40 | 170 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{T}}$ | TTL/CMOS logic threshold voltage ${ }^{1}$ |  | 1.1 | 1.25 | 1.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 level | Enable channel 1 | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Logic 0 level | Enable channel 2 | -0.3 |  | 0.8 | V |
| IIL | ENCH1 input current | ENCH1 $=0.4 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | ENCH1 input current | ENCH1 $=2.4 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |

## NOTE:

1. The ENCH1 input must be connected to a valid Logic Level for proper operation of the NE/SA630.

## AC ELECTRICAL CHARACTERISTICS ${ }^{1}$ - D PACKAGE

$V_{D D}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA630 |  |  |  |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{S}_{21}, \mathrm{~S}_{12}$ | Insertion loss (ON channel) | $\begin{gathered} \hline \text { DC }-100 \mathrm{MHz} \\ 500 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ |  | 1 1.4 2 | 2.8 | dB |
| $\mathrm{S}_{21}, \mathrm{~S}_{12}$ | Isolation (OFF channel) ${ }^{2}$ | $\begin{gathered} \hline 10 \mathrm{MHz} \\ 100 \mathrm{MHz} \\ 500 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 70 \\ & 24 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 60 \\ & 50 \\ & 30 \end{aligned}$ |  | dB |
| $\mathrm{S}_{11}, \mathrm{~S}_{22}$ | Return loss (ON channel) | $\begin{gathered} \text { DC }-400 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 20 \\ & 12 \end{aligned}$ |  | dB |
| $\mathrm{S}_{11}, \mathrm{~S}_{22}$ | Return loss (OFF channel) | $\begin{gathered} \text { DC }-400 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ |  | $\begin{aligned} & 17 \\ & 13 \end{aligned}$ |  | dB |
| $\mathrm{t}_{\mathrm{D}}$ | Switching speed (on-off delay) | 50\% TTL to 90/10\% RF |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Switching speeds (on-off rise/fall time) | 90\%/10\% to 10\%/90\% RF |  | 5 |  | ns |
|  | Switching transients |  |  | 165 |  | $\mathrm{mV} \mathrm{P}_{\text {-P }}$ |
| P-1dB | 1 dB gain compression | DC-1GHz |  | +18 |  | dBm |
| $\mathrm{IP}_{3}$ | Third-order intermodulation intercept | 100 MHz |  | +33 |  | dBm |
| $\mathrm{IP}_{2}$ | Second-order intermodulation intercept | 100 MHz |  | +52 |  | dBm |
| NF | Noise figure $\left(Z_{O}=50 \Omega\right)$ | 100MHz 900 MHz |  | $\begin{aligned} & \hline 1.0 \\ & 2.0 \end{aligned}$ |  | dB |

## NOTE:

1. All measurements include the effects of the D package NE/SA630 Evaluation Board (see Figure 4B). Measurement system impedance is $50 \Omega$.
2. The placement of the AC bypass capacitor is critical to achieve these specifications. See the applications section for more details.

## AC ELECTRICAL CHARACTERISTICS ${ }^{1}$ - N PACKAGE

$\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all other characteristics similar to the D-Package, unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | NE/SA630 |  |  |  |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{S}_{21}, \mathrm{~S}_{12}$ | Insertion loss (ON channel) | $\begin{gathered} \hline \text { DC }-100 \mathrm{MHz} \\ 500 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ |  | 1 1.4 2.5 |  | dB |
| $\mathrm{S}_{21}, \mathrm{~S}_{12}$ | Isolation (OFF channel) | $\begin{gathered} \hline 10 \mathrm{MHz} \\ 100 \mathrm{MHz} \\ 500 \mathrm{MHz} \\ 900 \mathrm{MHz} \end{gathered}$ | 58 | 68 50 37 15 |  | dB |
| NF | Noise figure ( $\left.\mathrm{Z}_{\mathrm{O}}=50 \Omega\right)$ | $\begin{aligned} & 100 \mathrm{MHz} \\ & 900 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 2.5 \end{aligned}$ |  | dB |

## NOTE:

1. All measurements include the effects of the N package NE/SA630 Evaluation Board (see Figure 4C). Measurement system impedance is $50 \Omega$.

## APPLICATIONS

The typical applications schematic and printed circuit board layout of the NE/SA630 evaluation board is shown in Figure 4. The layout of the board is simple, but a few cautions need to be observed. The input and output traces should be $50 \Omega$. The placement of the AC bypass capacitor is extremely critical if a symmetric isolation between the two channels is desired. The trace from Pin 7 should be drawn back towards the package and then be routed downwards.

The capacitor should be placed straight down as close to the device as practical. For better isolation between the two channels at higher frequencies, it is also advisable to run the two output/input traces at an angle. This also minimizes any inductive coupling between the two traces. The power supply bypass capacitor should be placed close to the device. Figure 10 shows the frequency response of the NE/SA630. The loss matching between the two channels is excellent to 1.2 GHz as shown in Figure 13.

a. NE/SA Evaluation Board Schematic

b. NE/SA630 D-Package Board Layout


## Single pole double throw (SPDT) switch

NE/SA630

The isolation and matching of the two channels over frequency is shown in Figures 15 and 17, respectively.

The NE630 is a very versatile part and can be used in many applications. Figure 5 shows a block diagram of a typical Digital RF transceiver front-end. In this application the NE630 replaces the duplexer which is typically very bulky and lossy. Due to the low power consumption of the device, it is ideally suited for handheld applications such as in CT2 cordless telephones. The NE630 can also be used to generate Amplitude Shift Keying (ASK) or On-Off Keying (OOK) and Frequency Shift Keying (FSK) signals for digital RF communications systems. Block diagrams for these applications are shown in Figures 6 and 7, respectively.

For applications that require a higher isolation at 1 GHz than obtained from a single NE630, several NE630s can be cascaded as
shown in Figure 8. The cascaded configuration will have a higher loss but greater than 35 dB of isolation at 1 GHz and greater than $65 \mathrm{~dB} @ 500 \mathrm{MHz}$ can be obtained from this configuration. By modifying the enable control, an RF multiplexer/ de-multiplexer or antenna selector can be constructed. The simplicity of NE630 coupled with its ease of use and high performance lends itself to many innovative applications.
The NE/SA630 switch terminates the OFF channel in $50 \Omega$. The $50 \Omega$ resistor is internal and is in series with the external AC bypass capacitor. Matching to impedances other than $50 \Omega$ can be achieved by adding a resistor in series with the AC bypass capacitor (e.g., $25 \Omega$ additional to match to a $75 \Omega$ environment).


Figure 5. A Typical TDMA/Digital RF Transceiver System Front-End


Figure 6. Amplitude Shift Keying (ASK) Generator


SR00584


Figure 8.


Figure 9. Supply Current vs. $\mathrm{V}_{\mathrm{DD}}$ and Temperature


Figure 10. Loss vs. Frequency and $\mathrm{V}_{\mathrm{DD}}$ for D -Package


Figure 11. Loss vs. Frequency and $V_{D D}$ for D-Package-Expanded Detail-


Figure 12. Loss Matching vs. Frequency for N-Package (DIP)


Figure 13. Loss Matching vs. Frequency; CH1 vs. CH2 for D-Pakage


Figure 14. Loss vs. Frequency and Temperature for D-Package


Figure 15. Isolation vs. Frequency and $V_{D D}$ for D-Package


Figure 16. Isolation Matching vs. Frequency for N-Package (DIP)

## Single pole double throw (SPDT) switch



Figure 17. Isolation Matching vs. Frequency; CH1 vs. CH 2 for D-Package


Figure 18. Input Match On-Channel vs. Frequency and $V_{D D}$


Figure 19. Output Match On-Channel vs. Frequency


Figure 20. OFF-Channel Match vs. Frequency and $V_{D D}$


Figure 21. OFF Channel Match vs. Frequency and Temperature


Figure 22. $P_{-1} d B$ vs. Frequency and $V_{D D}$


Figure 23. Intercept Points vs. $\mathrm{V}_{\mathrm{DD}}$


Figure 24. Noise Figure vs. Frequency and $V_{D D}$ for D-Package


Figure 25. Switching Speed; $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$ at $-6 \mathrm{dBm}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

