Low Voltage Single Supply Dual DPDT Analog Switch

The NLAST9431 is an advanced CMOS dual-independent DPDT (double pole-double throw) analog switch, fabricated with silicon gate CMOS technology. It achieves high-speed propagation delays and low ON resistances while maintaining CMOS low-power dissipation. This DPDT controls analog and digital voltages that may vary across the full power-supply range (from $V_{\rm CC}$ to GND).

The device has been designed so the ON resistance (R_{ON}) is much lower and more linear over input voltage than R_{ON} of typical CMOS analog switches.

The channel-select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The NLAST9431 can also be used as a quad 2-to-1 multiplexer-demultiplexer analog switch with two Select pins that each controls two multiplexer-demultiplexers.

- Select Pins Compatible with TTL Levels
- Channel Select Input Overvoltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break-Before-Make Circuitry
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max) at $T_A = 25^{\circ}C$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- Chip Complexity: 158 FETs
- Pb-Free Packages are Available



ON Semiconductor®


http://onsemi.com

MARKING DIAGRAMS



WQFN16 CASE 488AP

BB



= Specific Device Code


M = Date Code & Assembly Location

■ = Pb–Free Device

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

QFN-16 PACKAGE



FUNCTION TABLE

Select AB or CD	ON Channel
L	NC to COM
H	NO to COM

TSSOP-16 PACKAGE




Figure 1. Logic Diagram




Figure 2. IEC Logic Symbol

MAXIMUM RATINGS

Symbol	P	arameter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V _{NO} or V _{COM})		$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
V _{IN}	Digital Select Input Voltage		$-0.5 \leq V_{l} \leq +7.0$	V
I _{IK}	DC Current, Into or Out of Any Pin		±50	mA
P _D	Power Dissipation in Still Air	QFN-16	800	mW
		TSSOP-16	450	
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
T _J	Junction Temperature Under Bias		+150	°C
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
I _{LATCH-UP}	Latch-Up Performance	Above V _{CC} and Below GND at 125°C (Note 1)	±300	mA
θ_{JA}	Thermal Resistance	QFN-16	80	°C/W
		TSSOP-16	164	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	DC Supply Voltage	2.0	5.5	٧	
V _{IN}	Digital Select Input Voltage	GND	5.5	V	
V _{IS}	Analog Input Voltage (NC, NO, COM)		GND	V _{CC}	V
T _A	Operating Temperature Range		- 55	+ 125	°C
t _r , t _f	Input Rise or Fall Time, SELECT	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

Tested to EIA/JESD78.

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Condition	V _{CC}	-55°C to 25°C	<85°C	< 125°C	Unit
V _{IH}	Minimum High-Level Input		3.0	1.4	1.4	1.4	V
	Voltage, Select Inputs		4.5	2.0	2.0	2.0	
			5.5	2.0	2.0	2.0	
V _{IL}	Maximum Low-Level Input		3.0	0.5	0.5	0.5	V
	Voltage, Select Inputs		4.5	0.8	0.8	0.8	
			5.5	0.8	0.8	0.8	
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	5.5	±0.2	±2.0	±2.0	μΑ
I _{OFF}	Power Off Leakage Current, Select Inputs	V _{IN} = 5.5 V or GND	0	±10	±10	±10	μΑ
Icc	Maximum Quiescent Supply Current	Select and V _{IS} = V _{CC} or GND	5.5	4.0	4.0	8.0	μΑ

DC ELECTRICAL CHARACTERISTICS - Analog Section

				Guarai	Guaranteed Limit		
Symbol	Parameter	Condition	Vcc	-55°C to 25°C	<85°C	<125°C	Unit
R _{ON}	Maximum "ON" Resistance	$V_{IN} = V_{IL}$ or V_{IH}	2.5	85	95	105	Ω
	(Figures 17 – 23)	V _{IS} = GND to V _{CC}	3.0	45	50	55	
		$I_{IN}I \leq 10.0 \text{ mA}$	4.5	30	35	40	
				25	30	35	
R _{FLAT} (ON)	ON Resistance Flatness (Figures 17 – 23)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{IN}I \le 10.0 \text{ mA}$ $V_{IS} = 1 \text{ V, 2 V, 3.5 V}$	4.5	4	4	5	Ω
I _{NC(OFF)}	NO or NC Off Leakage Current (Figure 9)	V _{IN} = V _{IL} or V _{IH} V _{NO} or V _{NC} = 1.0 V _{COM} 4.5 V	5.5	1	10	100	nA
I _{COM(ON)}	COM ON Leakage Current (Figure 9)	$V_{IN} = V_{IL}$ or V_{IH} V_{NO} 1.0 V or 4.5 V with V_{NC} floating or V_{NO} 1.0 V or 4.5 V with V_{NO} floating $V_{COM} = 1.0$ V or 4.5 V	5.5	1	10	100	nA

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)


						Guaranteed Maximum Limit						
			Vcc	VIS	- 5	5°C to 2	5°C	<85°C		<125°C		
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Тур*	Max	Min	Max	Min	Max	Unit
t _{ON}	Turn-On Time	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	5	23	35	5	38	5	41	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	5	16	24	5	27	5	30	
			4.5	3.0	2	11	16	2	19	2	22	
			5.5	3.0	2	9	14	2	17	2	20	
t _{OFF}	Turn-Off Time	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	1	7	12	1	15	1	18	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	1	5	10	1	13	1	16	
			4.5	3.0	1	4	6	1	9	1	12	
			5.5	3.0	1	3	5	1	8	1	11	
t _{BBM}	Minimum Break-Before-Make	V _{IS} = 3.0 V (Figure 4)	2.5	2.0	1	12		1		1		ns
	Time	$R_L = 300 \Omega, C_L = 35 pF$	3.0	2.0	1	11		1		1		
			4.5	3.0	1	6		1		1		1
			5.5	3.0	1	5		1		1		

^{*}Typical Characteristics are at 25°C.

		Typical @ 25, VCC = 5.0 V	
C _{IN}	Maximum Input Capacitance, Select Input	8	pF
C _{NO} or C _{NC}	Analog I/O (Switch Off)	10	
C _{COM}	Common I/O (Switch Off)	10	
C _(ON)	Feedthrough (Switch On)	20	

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

			V _{CC}	Typical	
Symbol	Parameter	Condition	٧	25°C	Unit
BW	Maximum On-Channel - 3 dB Bandwidth or Minimum Frequency Response (Figure 11)	V _{IN} = 0 dBm V _{IN} centered between V _{CC} and GND	3.0 4.5	145 170	MHz
	,	(Figure 7)	5.5	175	
V _{ONL}	Maximum Feedthrough On Loss	V_{IN} = 0 dBm @ 100 kHz to 50 MHz V_{IN} centered between V_{CC} and GND (Figure 7)	3.0 4.5 5.5	-3 -3 -3	dB
V _{ISO}	Off-Channel Isolation (Figure 10)	$ f = 100 \text{ kHz; } V_{IS} = 1 \text{ V RMS} $ $ V_{IN} \text{ centered between } V_{CC} \text{ and GND} $ $ (\text{Figure 7}) $	3.0 4.5 5.5	-93 -93 -93	dB
Q	Charge Injection Select Input to Common I/O (Figure 15)	$\begin{aligned} &V_{IN} = V_{CC} \text{ to GND, } F_{IS} = 20 \text{ kHz} \\ &t_r = t_f = 3 \text{ ns} \\ &R_{IS} = 0 \ \Omega, \ C_L = 1000 \text{ pF} \\ &Q = C_L * \Delta V_{OUT} \text{ (Figure 8)} \end{aligned}$	3.0 5.5	1.5 3.0	pC
THD	Total Harmonic Distortion THD + Noise (Figure 14)	F_{IS} = 20 Hz to 100 kHz, R _L = Rgen = 600 Ω, C _L = 50 pF V _{IS} = 5.0 V _{PP} sine wave	5.5	0.1	%
VCT	Channel to Channel Crosstalk	$ f = 100 \text{ kHz; } V_{IS} = 1 \text{ V RMS} $ $V_{IN} \text{ centered between } V_{CC} \text{ and GND} $ $ (\text{Figure 7}) $	5.5 3.0	-90 -90	dB







Figure 4. t_{BBM} (Time Break–Before–Make)







Figure 5. t_{ON}/t_{OFF}







Figure 6. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$V_{ISO} = Off Channel Isolation = 20 Log \left(\frac{V_{OUT}}{V_{IN}}\right)$$
 for V_{IN} at 100 kHz

 $V_{ONL} = On \ Channel \ Loss = 20 \ Log \ \left(\frac{V_{OUT}}{V_{IN}}\right) for \ V_{IN} \ at \ 100 \ kHz \ to \ 50 \ MHz$

Bandwidth (BW) = the frequency 3 dB below V_{ONL} V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 7. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}




Figure 8. Charge Injection: (Q)





Figure 9. Switch Leakage vs. Temperature








Figure 10. Off-Channel Isolation

Figure 11. Typical Bandwidth and Phase Shift








Figure 13. t_{ON} and t_{OFF} vs. Temp




Figure 14. Total Harmonic Distortion Plus Noise vs. Frequency






Figure 15. Charge Injection vs. COM Voltage



100 $V_{CC} = 2.0 \text{ V}$ 80 60 Ron (Q) V_{CC} = 2.5 V 40 $V_{CC} = 3.0 \text{ V}$ V_{CC} = 4.0 V 20 V_{CC} = 5.5 V 0.0 1.0 2.0 3.0 4.0 5.0 6.0 V_{IS} (VDC)

Figure 16. I_{CC} vs. Temp, V_{CC} = 3 V and 5 V

Figure 17. R_{ON} vs. V_{CC}, Temp = 25°C







Figure 18. R_{ON} vs Temp, V_{CC} = 2.0 V

Figure 19. R_{ON} vs. Temp, V_{CC} = 2.5 V







Figure 20. R_{ON} vs. Temp, V_{CC} = 3.0 V

Figure 21. R_{ON} vs. Temp, V_{CC} = 4.5 V






Figure 22. R_{ON} vs. Temp, V_{CC} = 5.0 V

Figure 23. R_{ON} vs. Temp, $V_{CC} = 5.5 \text{ V}$


DEVICE ORDERING INFORMATION

Device Nomenclature							
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape and Reel Suffix	Package Type	Shipping [†]
NLAST9431MTR2G	NL	AST	9431	MT	R2G	WQFN-16 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any iability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative