# **1-Bit Gate Pulse Modulator**

The NLHV011 is a 1-bit gate pulse modulator designed to translate logic voltages for TFT LCD panels. This part translates a low voltage logic input signal to an output voltage of 15 V to 38 V. In addition, the NLHV011 provides a user selectable delay and fall time on the high-to-low edge of the output signal. The delay and fall times are controlled by the magnitudes of the external and capacitor resistor, respectively.

### Features

- Gate Pulse Modulation (GPM)
- TFT LCD Flicker Compensation Circuit
- Reduction of Coupling Effect Between Gate Line and Pixel
- Provides Power Sequencing Circuit for Gate Driver IC
- Wide Power Supply Operation: 15 V to 38 V
- Adjustable Output Delay and Fall Time
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Typical Applications**

• TFT LCDs

### Important Information

• ESD Protection for All Pins: Human Body Model (HBM) > 3000 V






Figure 1. Block Diagram



## **ON Semiconductor®**

### www.onsemi.com





(Note: Microdot may be in either location)


\*Date Code orientation may vary depending upon manufacturing location.

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.

### **PIN DESCRIPTION**

Pin	Pin Name	Pin Function	Comment
1	V <sub>GH</sub>	Power Supply Input	V <sub>GH</sub> = 15 to 38 V
2	V <sub>GH_M</sub>	Output	This output directly drives the power supply of Gate Driver IC
3	R <sub>E</sub>	R <sub>E</sub> pin used to set the falling edge time (t <sub>fall</sub> )	The Delay time is programmed by connecting resistor $\rm R_{E}$ to $\rm V_{GH}$ and capacitor $\rm C_{E}$ to ground.
4	C <sub>E</sub>	C <sub>E</sub> pin used to set the propagation delay time (t <sub>phl</sub> )	
5	V <sub>DD</sub>	Reference to input	The reference input pin is used to reduce flicker. The reference input voltage is as follows: $V_{DD} \le V_{GH} - 8.5 \text{ V}, V_{DD} = 0 \text{ to } 25 \text{ V}$
6	V <sub>DPM</sub>	Signal input 1	$V_{DPM}$ single input voltage is as follows: $V_{DPM} = 0 V$ to $V_{GH}$ . The $V_{DPM}$ pin is used to create a delay with the $V_{GH}$ to prevent system latch-up. $V_{DPM}$ also determines the time $V_{GH}$ is ON.
7	GND	Ground	
8	V <sub>FLK</sub>	Signal input 2	$V_{FLK}$ single input voltage is as follows: $V_{DPM}$ = 0 V to $V_{GH}.$ The $V_{FLK}$ determines the ON/OFF time of the TFT LCD and is produced from LCD timing controller module.



### Figure 2. Block Diagram

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Condition	Value	Unit
V <sub>GH</sub>	DC Supply Voltage		-0.5 to +40	V
V <sub>DD</sub>	DC Supply Voltage		-0.5 to +40	V
V <sub>FLK</sub>	Input Voltage V <sub>FLK</sub>		-0.5 to +40	V
V <sub>DPM</sub>	Input Voltage V <sub>DPM</sub>		-0.5 to +40	V
$V_{GH} - V_{CE}$	Differential Voltage Between $V_{GH}$ and $V_{CE}$ Pins (Note 1)		9.5	V
I <sub>IK</sub>	DC Input Diode Current		±50	mA
I <sub>OK</sub>	DC Output Diode Current		±50	mA
Ι <sub>Ο</sub>	DC Output Current		50	mA
I <sub>GH</sub>	DC Supply Current Per Supply Pin		50	mA
PD	Power Dissipation		200	mW
Τ <sub>J</sub>	Junction Temperature		95	٥C
T <sub>STG</sub>	Storage Temperature		-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. A differential voltage between the V<sub>GH</sub> and V<sub>CE</sub> pins (V<sub>GH</sub> – V<sub>CE</sub>) occurs during the power–up and power–down procedure. The voltages on the V<sub>GH</sub> and C<sub>E</sub> pins are equal at steady–state conditions after power–up.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V <sub>GH</sub>	DC Supply Voltage (Note 2)	$V_{GH} - V_{DD} \ge 8.5 \text{ V}$	15	-	38	V
V <sub>DD</sub>	DC Supply Voltage	$V_{DD} \le V_{GH} - 8.5 V$	0	-	25	V
V <sub>FLK</sub>	Input Voltage V <sub>FLK</sub>	V <sub>GH_M</sub> = V <sub>GH</sub> – 1.2 V	1.5	-	V <sub>GH</sub>	V
V <sub>DPM</sub>	Input Voltage V <sub>DPM</sub>	V <sub>GH_M</sub> = V <sub>DD</sub> + 1.5 V	0	-	V <sub>GH</sub>	V
T <sub>A</sub>	Operating Temperature Range		-40	-	85	V
$V_{GH} - V_{CE}$	Differential Voltage Between $V_{GH}$ and $V_{CE}$ Pins (Note 3)		-	-	5.5	V
		C <sub>E</sub> = 5 pF		0.2		
		C <sub>E</sub> = 10 pF		0.4		
		C <sub>E</sub> = 50 pF		0.6		
$\Delta t$ / $\Delta V_{GH}$	Safe V <sub>GH</sub> Power–Up Slew Rate (Note 4)	C <sub>E</sub> = 150 pF	_	0.7	-	μs / V
		C <sub>E</sub> = 220 pF		0.8		
		C <sub>E</sub> = 500 pF		1.2		
		C <sub>E</sub> = 1000 pF		2.2	]	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


Maximum recommended V<sub>GH</sub> supply voltage guaranteed by design.
A differential voltage between the V<sub>GH</sub> and V<sub>CE</sub> pins (V<sub>GH</sub> - V<sub>CE</sub>) occurs during the power-up and power-down procedure. The voltages on the V<sub>GH</sub> and C<sub>E</sub> pins are equal at steady-state conditions after power-up.
It is recommended that a ceramic or tantalum decoupling capacitor of 0.1 μF is used on the V<sub>GH</sub> power supply voltage. The capacitor

should be placed adjacent to the NLHV011 and connected between V<sub>GH</sub> and Ground.

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
$V_{FLK_H}$	FLK High Voltage	V <sub>GH_M</sub> = V <sub>GH</sub> – 1.6	1.5	-	V <sub>GH</sub>	V
$V_{FLK_L}$	FLK Low Voltage	V <sub>GH_M</sub> = V <sub>DD</sub> + 1.5	0	-	0.5	V
V <sub>DPM_H</sub>	DPM High Voltage	$V_{FLK} = 0 V, V_{GH_M} = V_{DD} - 0.2 V$	1.5	-	V <sub>GH</sub>	V
V <sub>DPM_L</sub>	DPM Low Voltage	$V_{FLK}$ = 0 V, $V_{GH_M} \le 0.6$ V	0	-	0.5	V
I <sub>DPM</sub>	DPM ON Current	$V_{FLK} = 3 V, V_{GH_M} = V_{GH}$	0.2	0.4	2	mA
R <sub>C</sub>	$R_{C}$ (Resistor of V <sub>DPM</sub> pin)	$\label{eq:VGH} \begin{array}{l} V_{GH} = 22 \ V, \ R_C \approx (V_{GH} - 0.9) \ / \\ I_{DPM} \ (Application \ Circuits \ 2 \ and \ 3) \end{array}$	10	45	100	kΩ
V <sub>GH_M, H</sub>	Output High Voltage	I <sub>O</sub> = 10 mA	V <sub>GH</sub> – 1.6	V <sub>GH</sub> – 0.7	-	V
V <sub>GH_M, R</sub>	Output Reset Voltage	$V_{DPM} = 0 V, V_{FLK} = 3 V$			0.6	
		$V_{DPM} = 0 V, V_{FLK} = 0 V$	1 -	-		V
V <sub>GH_M, L</sub>	Output Low Voltage	$V_{DPM} = 3 V, V_{FLK} = 0 V,$ $I_O = -1 m A$	V <sub>DD</sub> – 0.2	V <sub>DD</sub> + 0.3	V <sub>DD</sub> + 0.8	V
I <sub>GH</sub>	Power Supply Input Current	$V_{GH} = 35 \text{ V}, V_{DD} = 15 \text{ V}, V_{FLK} = V_{DPM} = 3.3 \text{ V}, I_O = 0$	-	3.5	-	mA
I <sub>DD</sub>	Reference Input Current	V <sub>GH</sub> = 35 V, V <sub>DD</sub> = 15 V, V <sub>FLK</sub> = 0 V, V <sub>DPM</sub> = 3.3 V, I <sub>O</sub> = 0	-	40	-	μΑ

<b>ELECTRICAL CHARACTERISTICS</b> (V <sub>GH</sub> = 20 V, V <sub>DD</sub> = 10 V, V <sub>DPM</sub> = 2.2 V, V <sub>FLK</sub> = 2.2 V, V <sub>GH</sub> - V <sub>DD</sub> $\ge$ 8.5 V, T <sub>a</sub> = 25 °C, unles	s
otherwise noted.)	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.






Figure 4. Input and Output Waveforms (Application Circuit #2)




Figure 5. V<sub>GH\_M</sub> Output Propagation Delay (t<sub>phl</sub>) is controlled by C<sub>E</sub> (Application Circuit #1, V<sub>GH</sub> = 18 V, V<sub>DD</sub> = 7 V, R<sub>E</sub> = 3.9 k $\Omega$ , R<sub>L</sub> = 15 k $\Omega$ , C<sub>L</sub> = 220 pF, T<sub>a</sub> = 25 °C)





Figure 6.  $V_{GH_M}$  Output Transition Falling Edge ( $t_{fall}$ ) is controlled by  $R_E$ (Application Circuit #1,  $V_{GH}$  = 18 V,  $V_{DD}$  = 7 V,  $C_E$  = 47 pF,  $R_L$  = 15 k $\Omega$ ,  $C_L$  = 220 pF,  $T_a$  = 25 °C)



### **Definition of Delay Time**

 $t_{D1} = Delay Time 1 \ (t_{D_50-50}) = V_{FLK_50\%} \ to \ [V_{DD} + ((V_{GH\_M\_H}) - V_{DD}) \ x \ 0.50)] \\ t_{D2} = Delay Time 2 \ (t_{D_50-15}) = V_{FLK_50\%} \ to \ [V_{DD} + ((V_{GH\_M\_H}) - V_{DD}) \ x \ 0.15)] \\ t_{fall} = 90 - to - 10\% \ Fall Time = [V_{DD} + ((V_{GH\_M\_H}) - V_{DD}) \ x \ 0.90)] - [V_{DD} + ((V_{GH\_M\_H}) - V_{DD}) \ x \ 0.10)]$ 

### DELAY TIME CHARACTERISTICS

(Application Circuit #1, V\_DPM = 3 V, V\_{FLK} = 3 V, R\_E = 15 k\Omega, R<sub>L</sub> = 15 k $\Omega$ , C<sub>L</sub> = 220 pF, T<sub>A</sub> = 25°C)

Parameter	Test Condition	Тур	Unit
	$V_{GH}$ = 17 V, $V_{DD}$ = 6.7 V, $C_{E}$ = 100 pF	2.4	μs
	$V_{GH}$ = 17 V, $V_{DD}$ = 6.7 V, $C_{E}$ = 240 pF	2.8	μs
	$V_{GH}$ = 22.4 V, $V_{DD}$ = 10 V, $C_E$ = 91 pF	2.3	μs
Delay Time 2 (t <sub>D_50-15</sub> )	$V_{GH}$ = 22 V, $V_{DD}$ = 10 V, $C_{E}$ = 220 pF	2.8	μs
	$V_{GH}$ = 25.4 V, $V_{DD}$ = 15.4 V, $C_E$ = 56 pF	2.4	μs
	V <sub>GH</sub> = 25.4 V, V <sub>DD</sub> = 15.4 V, C <sub>E</sub> = 130 pF	2.5	μs






Figure 8. Application #1 Circuit Schematic

Notes:

1.  $V_{DPM}$  can rise only after  $V_{GH}$  is valid.





Notes:

- 1.  $V_{DPM}$  is produced by a Low Pass Filter (LPF) on  $V_{GH}$  pin with  $R_C$  and  $C_D$ .
- 2.  $R_D$  is a  $V_{DPM}$  pull-down resistor.

V <sub>GH</sub> (V)	V <sub>DD</sub> (V)	C <sub>D</sub> (μF)	R <sub>D</sub> (kΩ)	R <sub>C</sub> (kΩ)	V <sub>GH_M</sub> ON Delay Time (when V <sub>GH</sub> ON) t <sub>on</sub> (ms)	V <sub>DPM</sub> Pin Discharge Time (when V <sub>GH</sub> OFF) t <sub>off</sub> (ms)
		1	15	50	17.9	3.4
22	12	1	1.5	20	5.5	1.4
		1	0.620	10	1.7	0.74

### **APPLICATION 2: FUNCTION DESCRIPTION**

Name	Comment	Function	
R <sub>C</sub>	$R_{C}$ and $C_{D}$ determines the time when the $V_{DPM}$ pin is		
CD	charged.	$t_{on}$ = Time when V <sub>GH_M</sub> is high	
R <sub>D</sub>	$R_{\text{D}}$ determines the time when the $V_{\text{DPM}}$ pin is discharged.	$t_{off}$ = Time when V <sub>DPM</sub> pin is fully discharged	




Figure 10. Application #3 Circuit Schematic

### **APPLICATION 3: FUNCTION DESCRIPTION**

Name	Comment	Function
R <sub>A</sub>	$\rm R_A$ and $\rm R_B$ set the $\rm V_{DD}$ voltage.	$V_{DD} = V_{GH} x \left( R_B / (R_A + R_B) \right)$
R <sub>B</sub>		
R <sub>C</sub>	$R_C$ determines the voltage that $V_DPM$ pin becomes high.	

Notes:

1.  $V_{DPM}$  produced by external  $R_C$  and internal R and C.

2.  $V_{DD}$  created from external resistors  $R_A$  and  $R_B$ .


3. V<sub>GH</sub> should be higher than 18 V to meet V<sub>DPM\_H</sub>. 4. R<sub>A</sub> = 15 kΩ, R<sub>B</sub> = 10 kΩ, R<sub>C</sub> = 45 kΩ, R<sub>E</sub> = 15 kΩ, R<sub>L</sub> = 15 kΩ, C<sub>E</sub> = 220 pF, C<sub>L</sub> = 100 pF

### **DEVICE ORDERING INFORMATION**

Device Order Number	Package Type	Shipping <sup>†</sup>
NLHV011USG	US8 (Pb–Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdl/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and tesigned, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hard use, sosts, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with s

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative