

Features

CAS Latency and Frequency

CAS Latency	Maximum Operating Frequency (MHz)
	DDR333 (-6)
2	133
2.5	166

- Double data rate architecture: two data transfers per clock cycle
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is centeraligned with data for writes
- Differential clock inputs (CK and CK)
- · Four internal banks for concurrent operation

- Data mask (DM) for write data
- DLL aligns DQ and DQS transitions with CK transitions.
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Burst lengths: 2, 4, or 8
- CAS Latency: 2, 2.5
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- 7.8µs Maximum Average Periodic Refresh Interval
- 2.5V (SSTL_2 compatible) I/O
- $V_{DDQ} = 2.5V \pm 0.2V$
- $V_{DD} = 2.5V \pm 0.2V$
- Package: 66pin TSOP-II / 60 balls 0.8mmx1.0mm pitch CSP.

Description

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edgealigned with data for Reads and center-aligned with data for Writes.

The 256Mb DDR SDRAM operates from a differential clock (CK and CK; the crossing of CK going high and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.


The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.



Pin Configuration - 400mil TSOP II



Column Address Table

Organization	Column Address
64Mb x 4	A0-A9, A11
32Mb x 8	A0-A9

*DM is internally loaded to match DQ and DQS identically.



Pin Configuration - 60 balls 0.8mmx1.0mm Pitch CSP Package

<Top View > See the balls through the package.

			64 X 4			
1	2	3		7	8	9
VSSQ	NC	VSS	Α	VDD	NC	VDDQ
NC	VDDQ	DQ3	В	DQ0	VSSQ	NC
NC	VSSQ	NC	С	NC	VDDQ	NC
NC	VDDQ	DQ2	D	DQ1	VSSQ	NC
NC	VSSQ	DQS	E	NC	VDDQ	NC
VREF	VSS	DQM	F	NC	VDD	NC
	CLK	CLK	G	WE	CAS	
	A12	CKE	Н	RAS	CS	
	A11	A9	J	BA1	BA0	
	A8	A7	K	A0	A10/AP	
	A6	A5	L	A2	A1	
	A4	VSS	М	VDD	A3	
			32 X 8			
1	2	3	32 X 8	7	8	9
1 VSSQ	2 DQ7	3 VSS	32 X 8	7 VDD	8 DQ0	9 VDDQ
VSSQ	DQ7	VSS	Α	VDD	DQ0	VDDQ
VSSQ	DQ7	VSS DQ6	A B	VDD DQ1	DQ0 VSSQ	VDDQ NC
VSSQ NC NC	VDDQ VSSQ	VSS DQ6 DQ5	A B C	DQ1	VSSQ VDDQ	VDDQ NC NC
VSSQ NC NC NC	VDDQ VSSQ VDDQ	VSS DQ6 DQ5 DQ4	A B C D	VDD DQ1 DQ2 DQ3	VSSQ VDDQ VSSQ	NC NC
VSSQ NC NC NC NC	VDDQ VSSQ VDDQ VSSQ VSSQ	VSS DQ6 DQ5 DQ4 DQS	A B C D	DQ1 DQ2 DQ3 NC	VSSQ VDDQ VSSQ VDDQ	NC NC NC
VSSQ NC NC NC NC	VDDQ VSSQ VDDQ VSSQ VSSQ VSSQ	DQ6 DQ5 DQ4 DQS DQM	A B C D F	DQ1 DQ2 DQ3 NC NC	VSSQ VDDQ VSSQ VDDQ VDDQ VDDQ	NC NC NC
VSSQ NC NC NC NC	VDDQ VSSQ VDDQ VSSQ VSS CLK	VSS DQ6 DQ5 DQ4 DQS DQM CLK	A B C D F	VDD DQ1 DQ2 DQ3 NC NC WE	VSSQ VDDQ VSSQ VDDQ VDDQ VDD CAS	NC NC NC
VSSQ NC NC NC NC	VDDQ VSSQ VDDQ VSSQ VSS CLK A12	DQ6 DQ5 DQ4 DQS DQM CLK CKE	A B C D F G	VDD DQ1 DQ2 DQ3 NC NC WE RAS	VSSQ VDDQ VSSQ VDDQ VDDQ VDD CAS	NC NC NC
VSSQ NC NC NC NC	VDDQ VSSQ VDDQ VSSQ VSS CLK A12 A11	DQ6 DQ5 DQ4 DQS DQM CLK CKE	A B C D E F G	VDD DQ1 DQ2 DQ3 NC NC WE RAS BA1	VSSQ VDDQ VSSQ VDDQ VDDQ CAS CS BA0	NC NC NC



Input/Output Functional Description

On the crossing of the positive edge of CK and negative edge of CK. Output (read) data is receded to the crossings of CK and CK (both directions of crossing). Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and cinput buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Se Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is chronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for refresh exit. CKE must be maintained high throughout read and write accesses. Input buffer excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE, disabled during self refresh. The standard pinout includes one CKE pin. Optional pinouts minclude CKE1 on a different pin, in addition to CKE0, to facilitate independent power down of stacked devices. Chip Select: All commands are masked when CS is registered high. CS provides for extern bank selection on systems with multiple banks. CS is considered part of the command code standard pinout includes one CS pin. Optional pinouts might include CS1 on a different pin, addition to CS0, to allow upper or lower deck selection on stacked devices. RAS, CAS, WE Input Command Inputs: RAS, CAS and WE (along with CS) define the command being entered. Input Data Mask: DM is an input mask signal for write data. Input data is masked when DN sampled high coincident with that input data during a Write access. DM is sampled on both of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loadining a Read, DM can be driven high, low, or floated. Bank Address Inputs: BAO and BA1 define to which bank an Active, Read, Write or Precharge bit for Read/Write commands, to select one location out of the memory arrether respective bank. A10 is sampled during a Precharge command to determine whether the charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge to the provide the power of the pr	Symbol	Туре	Function
input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Se Refresh operation (all banks idle), or Active Power-Own (row Active in any bank). CKE is chronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers excluding CK, CK and CKE are disabled during opwer-down. Input buffers, excluding CKE, disabled during self refresh. The standard pinout includes one CKE pin. Optional pinouts minclude CKE1 on a different pin, in addition to CKE0, to facilitate independent power down of stacked devices. Chip Select: All commands are masked when CS is registered high. CS provides for extendants election on systems with multiple banks. CS is considered part of the command code standard pinout includes one CS pin. Optional pinouts might include CS1 on a different pin, addition to CS0, to allow upper or lower deck selection on stacked devices. Command Inputs: RAS, CAS and WE (along with CS) define the command being entered input Data Mask: DM is an input mask signal for write data. Input data is masked when DM sampled high coincident with that input data during a Write access. DM is sampled no both of DS3. Although DM pins are input only, the DM loading matches the DQ and DQS loadining a Read, DM can be driven high, low, or floated. BAO, BA1 Input A0 - A12 Input Input Input Data Mask: Dnus and BA1 define to which bank an Active, Read, Write or Prech command is being applied. BA0 and BA1 also determines if the mode register or extended register is to be accessed during a MRS or EMRS cycle. Address Inputs: Provide the row address for Active commands, and the column address a Auto Precharge bit for Read/Write commands, to select one location out of the memory are the respective bank. A10 is sampled during a Precharge command to determine whether the charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be prechable bank is selected by BA0, BA1. T	ск, ск	Input	Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).
DAM	CKE, CKE0, CKE1	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh. The standard pinout includes one CKE pin. Optional pinouts might include CKE1 on a different pin, in addition to CKE0, to facilitate independent power down control of stacked devices.
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM sampled high coincident with that input data during a Write access. DM is sampled on both of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loadinging a Read, DM can be driven high, low, or floated. BAO, BA1 Input Bank Address Inputs: BA0 and BA1 also determines if the mode register or extended register is to be accessed during a MRS or EMRS cycle. Address Inputs: Provide the row address for Active commands, and the column address a Auto Precharge bit for Read/Write commands, to select one location out of the memory arrest the respective bank. A10 is sampled during a Precharge command to determine whether the charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be prechate bank is selected by BA0, BA1. The address inputs also provide the op-code during a MR Register Set command. DQ Input/Output Data Input/Output: Data bus. DQS Input/Output Data Input/Output with read data, input with write data. Edge-aligned with read data, cent in write data. Used to capture write data. NC No Connect: No internal electrical connection is present. NU Electrical connection is present. Should not be connected at second level of assembly. VDDQ Supply DQ Power Supply: 2.5V ± 0.2V. VSSQ Supply DQ Ground	CS, CS0, CS1	Input	Chip Select: All commands are masked when \overline{CS} is registered high. \overline{CS} provides for external bank selection on systems with multiple banks. \overline{CS} is considered part of the command code. The standard pinout includes one \overline{CS} pin. Optional pinouts might include \overline{CS} 1 on a different pin, in addition to $\overline{CS0}$, to allow upper or lower deck selection on stacked devices.
Input	RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
BA0, BA1 Input command is being applied. BA0 and BA1 also determines if the mode register or extended register is to be accessed during a MRS or EMRS cycle. Address Inputs: Provide the row address for Active commands, and the column address a Auto Precharge bit for Read/Write commands, to select one location out of the memory arratter the respective bank. A10 is sampled during a Precharge command to determine whether the charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge applies applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharge command to electrone applies. DQ Input/Output Data Input/Output: Data bus. DQS Input/Output Data Input/Output: Data bus. NC Input/Output Data Input/Output with read data, input with write data. Edge-aligned with read data, centing write data. NC Input/Output Data Input/Output Data Input/Output: Data bus. NC Input/Output Data Input/Output Data bus. NC Input/Output Data In	DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. During a Read, DM can be driven high, low, or floated.
Auto Precharge bit for Read/Write commands, to select one location out of the memory arrather respective bank. A10 is sampled during a Precharge command to determine whether the charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be prechable the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mc Register Set command. DQ Input/Output Data Input/Output: Data bus. DQS Input/Output Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centin write data. Used to capture write data. NC No Connect: No internal electrical connection is present. NU Electrical connection is present. Should not be connected at second level of assembly. VDDQ Supply DQ Power Supply: 2.5V ± 0.2V. VSSQ Supply DQ Ground	BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.
DQS Input/Output Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centin write data. Used to capture write data. NC No Connect: No internal electrical connection is present. NU Electrical connection is present. Should not be connected at second level of assembly. VDDQ Supply DQ Power Supply: 2.5V ± 0.2V. VSSQ Supply DQ Ground	A0 - A12	Input	Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command.
in write data. Used to capture write data. NC No Connect: No internal electrical connection is present. NU Electrical connection is present. Should not be connected at second level of assembly. V _{DDQ} Supply DQ Power Supply: 2.5V ± 0.2V. V _{SSQ} Supply DQ Ground	DQ	Input/Output	Data Input/Output: Data bus.
NU Electrical connection is present. Should not be connected at second level of assembly. $V_{DDQ} \hspace{1cm} \text{Supply} \hspace{1cm} \textbf{DQ Power Supply: } 2.5 \text{V} \pm 0.2 \text{V}.$ $V_{SSQ} \hspace{1cm} \textbf{Supply} \hspace{1cm} \textbf{DQ Ground}$	DQS	Input/Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.
V _{DDQ} Supply DQ Power Supply: 2.5V ± 0.2V. V _{SSQ} Supply DQ Ground	NC		No Connect: No internal electrical connection is present.
V _{SSQ} Supply DQ Ground	NU		Electrical connection is present. Should not be connected at second level of assembly.
	V _{DDQ}	Supply	DQ Power Supply: $2.5V \pm 0.2V$.
V_{DD} Supply Power Supply: 2.5V \pm 0.2V.	V _{SSQ}	Supply	DQ Ground
	V _{DD}	Supply	Power Supply: 2.5V ± 0.2V.
V _{SS} Supply Ground	V _{SS}	Supply	Ground
V _{REF} Supply SSTL_2 reference voltage: (V _{DDQ} /2) ± 1%.	V _{REF}	Supply	SSTL_2 reference voltage: $(V_{DDQ}/2) \pm 1\%$.

NT5DS64M4AT NT5DS64M4AW NT5DS32M8AT NT5DS32M8AW

256Mb DDR333 SDRAM




Ordering Information

Part Number	Org.	CAS Latency	Clock (MHz)	CAS Latency	Clock (MHz)	Speed	Package	
NT5DS64M4AT-6	x 4	2.5	166	2	133	DDR333	66 pin TSOP-II	
NT5DS32M8AT-6	x 8	2.0	100	_	100	<i>DD</i> 11000	00 piii 1001 ii	
NT5DS64M4AW-6	x 4	2.5	166	2	133	DDR333	60 balls CSP	
NT5DS32M8AW-6	x 8	2.0	100	_	100	BBROOD	00 54113 001	



Block Diagram (64Mb x 4)




Note: This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.

Note: DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.



Block Diagram (32Mb x 8)




Note: This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.

Note: DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.



Mode Register Operation



VS** Vendor Specific

^{*} BA0 and BA1 must be 0, 0 to select the Mode Register (vs. the Extended Mode Register).



Burst Definition

Durat Langth	Startir	ng Column Ad	ddress	Order of Accesses Within a Burst			
Burst Length	A2	A1	A0	Type = Sequential	Type = Interleaved		
_			0	0-1	0-1		
2			1	1-0	1-0		
		0	0	0-1-2-3	0-1-2-3		
		0	1	1-2-3-0	1-0-3-2		
4		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
8	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		

Notes:

- 1. For a burst length of two, A1-A i selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-A i selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-A i selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in *Burst Definition* on page 9.

Read Latency


The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.



Extended Mode Register Definition





Commands

Truth Tables 1a and 1b provide a reference of the commands supported by DDR SDRAM devices. A verbal description of each commands follows.

Truth Table 1a: Commands

Name (Function)	cs	RAS	CAS	WE	Address	MNE	Notes
Deselect (Nop)	Н	Х	Х	Х	Х	NOP	1, 9
No Operation (Nop)	L	Н	Н	Н	Х	NOP	1, 9
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1, 3
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1, 4
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1, 4
Burst Terminate	L	Н	Н	L	Х	BST	1, 8
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1, 5
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR / SR	1, 6, 7
Mode Register Set	L	L	L	L	Op-Code	MRS	1, 2

- 1. CKE is high for all commands shown except Self Refresh.
- 2. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register.)
- 3. BA0-BA1 provide bank address and A0-A12 provide row address.
- 4. BA0, BA1 provide bank address; A0-A*i* provide column address (where *i* = 9 for x8 and 9, 11 for x4); A10 high enables the Auto Precharge feature (nonpersistent), A10 low disables the Auto Precharge feature.
- A10 LOW: BA0, BA1 determine which bank is precharged.
 A10 HIGH: all banks are precharged and BA0, BA1 are "Don' t Care."
- 6. This command is auto refreshif CKE is high; Self Refresh if CKE is low.
- 7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don' t Care" except for CKE.
- 8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts
- 9. Deselect and NOP are functionally interchangeable.

Truth Table 1b: DM Operation

Name (Function)	DM	DQs	Notes
Write Enable	L	Valid	1
Write Inhibit	Н	Х	1

11

1. Used to mask write data; provided coincident with the corresponding data.



Truth Table 2: Clock Enable (CKE)

- 1. CKE n is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. Command n is the command registered at clock edge n, and action n is a result of command n.
- 4. All states and sequences not shown are illegal or reserved.

	CKE n-1	CKEn			
Current State	Previous Cycle			Action n	Notes
Self Refresh	L	L	X	Maintain Self-Refresh	
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	1
Power Down	L	L	X	Maintain Power-Down	
Power Down	L	Н	Deselect or NOP	Exit Power-Down	
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	
All Banks Idle	Н	L	Auto Refresh	Self Refresh Entry	
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	
	Н	Н	See "Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)" on page 13		

^{1.} Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t XSNR) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation	1-6
Ally	L	Н	Н	Н	No Operation	NOP. Continue previous operation	1-6
	L	L	Н	Н	Active	Select and activate row	1-6
ldle	L	L	L	Н	Auto Refresh		1-7
	L	L	L	L	Mode Register Set		1-7
	L	Н	L	Н	Read	Select column and start Read burst	1-6, 10
Row Active	L	Н	L	L	Write	Select column and start Write burst	1-6, 10
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1-6, 8
Read	L	Н	L	Н	Read	Select column and start new Read burst	1-6, 10
(Auto Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1-6, 8
Disabled)	L	Н	Н	L	Burst Terminate	Burst Terminate	1-6, 9
Write	L	Н	L	Н	Read	Select column and start Read burst	1-6, 10, 11
(Auto Precharge	L	Н	L	L	Write	Select column and start Write burst	1-6, 10
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1-6, 8, 11

- 1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t_{XSNR /} t_{XSRD} has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:
 - Idle: The bank has been precharged, and t_{RP} has been met.
 - Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in
 - progress.
 - Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

 Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4. The following states must not be interrupted by a command issued to the same bank.
 - Precharging: Starts with registration of a Precharge command and ends when t_{RP} is met. Once t_{RP} is met, the bank is in the idle
 - state.
 - Row Activating: Starts with registration of an Active command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank is in the "row active" state.
 - Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state.
 - Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state.
 - Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Truth Table 4.
- 5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.
 - Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met. Once t_{RFC} is met, the DDR SDRAM is in the "all banks idle" state.
 - Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SDRAM is in the "all banks idle" state.
 - Precharging All: Starts with registration of a Precharge All command and ends when t_{RP} is met. Once t_{RP} is met, all banks is in the idle state.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 9. Not bank-specific; Burst terminate affects the most recent Read burst, regardless of bank.
- Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 11. Requires appropriate DM masking.

06/2002



Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 1 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
Any	Н	Х	Х	Х	Deselect	NOP/continue previous operation	1-6
Ally	L	Н	Н	Н	No Operation	NOP/continue previous operation	1-6
ldle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m		1-6
	L	L	Н	Н	Active	Select and activate row	1-6
Row Activating, Active, or	L	Н	L	Н	Read	Select column and start Read burst	1-7
Precharging	L	Н	L	L	Write	Select column and start Write burst	1-7
	L	L	Н	L	Precharge		1-6
Read	L	L	Н	Н	Active	Select and activate row	1-6
(Auto Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1-7
Disabled)	L	L	Н	L	Precharge		1-6
	L	L	Н	Н	Active	Select and activate row	1-6
Write	L	Н	L	Н	Read	Select column and start Read burst	1-8
(Auto Precharge Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1-7
	L	L	Н	L	Precharge		1-6

- 1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t_{XSNR /} t_{XSRD} has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are

in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10. Write with Auto Precharge Enabled: See note 10.

- 4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.
- 5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.
- 10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t_{WR} ends, with t_{WR} measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t_{RP}) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).

14

REV 1.1



Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 2 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
	L	L	Н	Н	Active	Select and activate row	1-6
Read (With	L	Н	L	Н	Read	Select column and start new Read burst	1-7,10
Auto Precharge)	L	Н	L	L	Write	Select column and start Write burst	1-7,9,10
	L	L	Н	L	Precharge		1-6
	L	L	Н	Н	Active	Select and activate row	1-6
Write (With	L	Н	L	Н	Read	Select column and start Read burst	1-7,10
Auto Precharge)	L	Н	L	L	Write	Select column and start new Write burst	1-7,10
	L	L	Н	L	Precharge		1-6

- 1. This table applies when CKE n-1 was high and CKE n is high (see Truth Table 2: Clock Enable (CKE) and after t_{XSNR /} t_{XSRD} has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are

in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10. Write with Auto Precharge Enabled: See note 10.

- 4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.
- 5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.
- 10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t_{WR} ends, with t_{WR} measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t_{RP}) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{IN} , V _{OUT}	Voltage on I/O pins relative to V _{SS}	-0.5 to V _{DDQ} + 0.5	V
V _{IN}	Voltage on Inputs relative to V _{SS}	-0.5 to +3.6	V
V _{DD}	Voltage on V _{DD} supply relative to V _{SS}	-0.5 to +3.6	V
V _{DDQ}	Voltage on V _{DDQ} supply relative to V _{SS}	−0.5 to +3.6	V
T _A	Operating Temperature (Ambient)	0 to +70	°C
T _{STG}	Storage Temperature (Plastic)	−55 to +150	°C
P _D	Power Dissipation	1.0	W
I _{OUT}	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Capacitance

Parameter	Symbol	Min.	Max.	Units	Notes
Input Capacitance: CK, CK	CI ₁	2.0	3.0	pF	1
Delta Input Capacitance: CK, CK	delta CI ₁		0.25	pF	1
Input Capacitance: All other input-only pins (except DM)	CI ₂	2.0	3.0	pF	1
Delta Input Capacitance: All other input-only pins (except DM)	delta CI ₂		0.5	pF	1
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	4.0	5.0	pF	1, 2
Delta Input/Output Capacitance: DQ, DQS, DM	delta C _{IO}		0.5	pF	1

^{1.} $V_{DDQ} = V_{DD} = 2.5V \pm 0.2V$ (minimum range to maximum range), f = 100MHz, $T_A = 25^{\circ}C$, $VO_{DC} = V_{DDQ/2}$, $VO_{Peak - Peak} = 0.2V$.

DC Electrical Characteristics and Operating Conditions

 $(0^{\circ}\text{C} \le \text{T}_{A} \le 70^{\circ}\text{C}; \text{V}_{\text{DDO}} = 2.5\text{V} \pm 0.2\text{V}, \text{V}_{\text{DD}} = +2.5\text{V} \pm 0.2\text{V}, \text{see AC Characteristics})$

Symbol	Parameter	Min	Max	Units	Notes
V _{DD}	Supply Voltage	2.3	2.7	V	1
V _{DDQ}	I/O Supply Voltage	2.3	2.7	V	1
V _{SS} , V _{SSQ}	Supply Voltage I/O Supply Voltage	0	0	V	
V _{REF}	I/O Reference Voltage	0.49 x V _{DDQ}	0.51 x V _{DDQ}	V	1, 2
V _{TT}	I/O Termination Voltage (System)	V _{REF} – 0.04	V _{REF} + 0.04	V	1, 3
V _{IH(DC)}	Input High (Logic1) Voltage	V _{REF} + 0.15	V _{DDQ} + 0.3	V	1
V _{IL(DC)}	Input Low (Logic0) Voltage	- 0.3	V _{REF} – 0.15	V	1
V _{IN(DC)}	Input Voltage Level, CK and CK Inputs	- 0.3	V _{DDQ} + 0.3	V	1
V _{ID(DC)}	Input Differential Voltage, CK and CK Inputs	0.30	V _{DDQ} + 0.6	V	1, 4
VI _{Ratio}	V-I Matching Pullup Current to Pulldown Current Ratio	0.71	1.4		5
I _I	Input Leakage Current Any input $0V \le V_{IN} \le V_{DD}$; (All other pins not under test = $0V$)	- 5	5	μА	1
I _{OZ}	Output Leakage Current (DQs are disabled; $0V \le V_{DDQ}$	- 5	5	μА	1
Іон	Output Current: Nominal Strength Driver	- 16.8		mA	1
I _{OL}	High current (V _{OUT} = V _{DDQ} -0.373V, min V _{REF} , min V _{TT}) Low current (V _{OUT} = 0.373V, max V _{REF} , max V _{TT})	16.8		IIIA	1

^{1.} Inputs are not recognized as valid until V_{REF} stabilizes.

^{2.} Although DM is an input-only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is required to match input propagation times of DQ, DQS and DM in the system.

^{2.} V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{RFF} may not exceed ± 2% of the DC value.

^{3.} V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in tHalf-he DC level of V_{REF}.

^{4.} V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .

^{5.} The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire tempera-ture and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.



DC Electrical Characteristics and Operating Conditions (0°C \leq T_A \leq 70°C; V_{DDQ} = 2.5V \pm 0.2V, V_{DD} = + 2.5V \pm 0.2V, see AC Characteristics)

Symbol	Parameter	Min	Max	Units	Notes
I _{OHW}	Output Current: Half- Strength Driver	- 9.0		m Λ	4
I _{OLW}	High current (V _{OUT} = V _{DDQ} -0.763V, min V _{REF} , min V _{TT}) Low current (V _{OUT} = 0.763V, max V _{REF} , max V _{TT})	9.0		mA	'

- 1. Inputs are not recognized as valid until V_{REF} stabilizes.
- 2. V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on $\rm V_{REF}$ may not exceed \pm 2% of the DC value.
- 3. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in tHalf-he DC level of V_{RFF}.
- 4. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
- 5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire tempera-ture and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.




AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, I_{DD} Specifications and Conditions, and Electrical Characteristics and AC Timing.)

- All voltages referenced to V_{SS}.
- Tests for AC timing, I_{DD}, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between V_{IL(AC)} and V_{IH(AC)}.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input low (high) level.

AC Output Load Circuit Diagrams





DQS/DQ/DM Slew Rate

Parameterl	Symbol	DDR (-€	Unit	Notes	
	Í	Min	Max		
DCS/DQ/DM input slew rate	DC _{SLEW}	TBD	TBD	V/ns	1,2

^{1.} Measured between V IH (DC), V IL (DC), and V IL (DC), V IH (DC).

^{2.} DQS, DQ, and DM input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal tran-sition through the DC region must be monotonic..



AC Input Operating Conditions (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
V _{IH(AC)}	Input High (Logic 1) Voltage, DQ, DQS, and DM Signals			V	1, 2
V _{IL(AC)}	Input Low (Logic 0) Voltage, DQ, DQS, and DM Signals		V _{REF} – 0.31	V	1, 2
V _{ID(AC)}	Input Differential Voltage, CK and CK Inputs	0.62	V _{DDQ} + 0.6	V	1, 2, 3
V _{IX(AC)}	Input Crossing Point Voltage, CK and CK Inputs	0.5*V _{DDQ} - 0.2	0.5*V _{DDQ} + 0.2	V	1, 2, 4

- 1. Input slew rate = 1V/ns.
- 2. Inputs are not recognized as valid until $\rm V_{\rm REF}$ stabilizes.
- 3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.
- 4. The value of V_{IX} is expected to equal $0.5*V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

I_{DD} **Specifications and Conditions** (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics)

Symbol	Parameter/Condition	DDR333	Unit	Notes
		t _{CK} =6ns		
I _{DD0}	Operating Current : one bank; active / precharge; $t_{RC} = t_{RC}$ (min); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	85	mA	1
I _{DD1}	Operating Current : one bank; active / read / precharge; Burst = 2; $t_{RC} = t_{RC}$ (min); CL = 2.5; $t_{IOUT} = 0$ mA; address and control inputs changing once per clock cycle	TBD	mA	1
I _{DD2P}	Precharge Power-Down Standby Current : all banks idle; power-down mode; $CKE \le V_{IL}(max)$	25	mA	1
I _{DD2N}	Idle Standby Current: $\overline{CS} \ge V_{IH}$ (min); all banks idle; $CKE \ge V_{IH}$ (min); address and control inputs changing once per clock cycle	35	mA	1
I _{DD3P}	Active Power-Down Standby Current : one bank active; power-down mode; $CKE \le V_{IL}(max)$	25	mA	1
I _{DD3N}	Active Standby Current: one bank; active / precharge; $\overline{CS} \ge V_{IH}$ (min); CKE $\ge V_{IH}$ (min); $t_{RC} = t_{RAS}$ (max); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	60	mA	1
I _{DD4R}	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; I _{OUT} = 0mA	165	mA	1
I _{DD4W}	Operating Current : one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 2.5	150	mA	1
I _{DD5}	Auto-Refresh Current: t _{RC} = t _{RFC} (min)	170	mA	1
I _{DD6}	Self-Refresh Current: CKE ≤ 0.2V	3	mA	1, 2
I _{DD7}	Operating current : four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t RC = t RC(min); I OUT = 0mA.	TBD	mA	1

^{1.} $\rm I_{DD}$ specifications are tested after the device is properly initialized.

^{2.} Enables on-chip refresh and address counters.



Electrical Characteristics & AC Timing - Absolute Specifications (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter			DDR333 (-6)		Notes
			Min	Max]	
t _{AC}	DQ output access time from CK/CK		- 0.7	+ 0.7	ns	1-4
t _{DQSCK}	DQS output access time from CK/CK		- 0.7	+ 0.7	ns	1-4
t _{CH}	CK high-level width		0.45	0.55	t _{CK}	1-4
t _{CL}	CK low-level width		0.45	0.55	t _{CK}	1-4
	Clock avalatima	CL = 2.5	6	12	no	1-4
t _{CK}	Clock cycle time	CL = 2.0	7.5	12	ns	1-4
t _{DH}	DQ and DM input hold time		0.45		ns	1-4, 15, 1
t _{DS}	DQ and DM input setup time		0.45		ns	1-4, 15, 1
t _{DIPW}	DQ and DM input pulse width (each input	ut)	1.75		ns	1-4
t_{HZ}	Data-out high-impedance time from CK/	CK	- 0.7	+ 0.7	ns	1-4, 5
t_{LZ}	Data-out low-impedance time from CK/C	CK C	- 0.7	+ 0.7	ns	1-4, 5
t _{DQSQ}	DQS-DQ skew (DQS & associated DQ s	signals)		+ 0.4	ns	1-4
t _{HP}	minimum half clk period for any given cycle; defined by clk high (t_{CH}) or clk low (t_{CL}) time		min (t _{CH} , t _{CL)}		t _{CK}	1-4
t _{QHS}	Data Hold Skew Factor		0.55		ns	
t _{QH}	Data output hold time from DQS		t _{HP} - t _{QHS}		t _{CK}	1-4
t _{DQSS}	Write command to 1st DQS latching transition		0.75	1.25	t _{CK}	1-4
t _{DQSL,H}	DQS input low (high) pulse width (write cycle)		0.35		t _{CK}	1-4
t _{DSS}	DQS falling edge to CK setup time (write	e cycle)	0.2		t _{CK}	1-4
^t DSH	DQS falling edge hold time from CK (wr	ite cycle)	0.2		t _{CK}	1-4
t _{MRD}	Mode register set command cycle time		2 x t _{CK}		ns	1-4
t _{WPRES}	Write preamble setup time		0		ns	1-4, 7
t _{WPST}	Write postamble		0.40	0.60	t _{CK}	1-4, 6
t _{WPRE}	Write preamble		0.25		t _{CK}	1-4
t _{IH}	Address and control input hold time (fast slew rate)		0.75		ns	2-4, 9, 1 12
t _{IS}	Address and control input setup time (fast slew rate)		0.75		ns	2-4, 9, 1 12
t _{IH}	Address and control input hold time (slow slew rate)		0.8		ns	2-4, 10 11, 12, 1
t _{IS}	Address and control input setup time (slow slew rate)		0.8		ns	2-4, 10 11, 12, 1
t _{IPW}	Input pulse width		2.2		ns	2-4, 12
t _{RPRE}	Read preamble		0.9	1.1	t _{CK}	1-4
t _{RPST}	Read postamble		0.40	0.60	t _{CK}	1-4
t _{RAS}	Active to Precharge command		42	120,000	ns	1-4



Electrical Characteristics & AC Timing - Absolute Specifications (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	DDR333 (-6)		Unit	Notes
		Min	Max		
t _{RC}	Active to Active/Auto-refresh command period	60		ns	1-4
t _{RFC}	Auto-refresh to Active/Auto-refresh command period	72		ns	1-4
t _{RCD}	Active to Read or Write delay	18		ns	1-4
t _{RAP}	Active to Read Command with Autoprecharge	18		ns	1-4
t _{RP}	Precharge command period	18		ns	1-4
t _{RRD}	Active bank A to Active bank B command	12		ns	1-4
t _{WR}	Write recovery time	15		ns	1-4
t _{DAL}	Auto precharge write recovery + precharge time	(t _{WR} /t _{CK}) + (t _{RP} /t _{CK})		t _{CK}	1-4, 13
t _{WTR}	Internal write to read command delay	1		t _{CK}	1-4
t _{XARD}	Power down exit time	6		ns	1-4
t _{XSNR}	Exit self-refresh to non-read command	75		ns	1-4
t _{XSRD}	Exit self-refresh to read command	200		t _{CK}	1-4
t _{REFI}	Average Periodic Refresh Interval		7.8	μs	1-4, 8



Electrical Characteristics & AC Timing - Absolute Specifications Notes

- 1. Input slew rate = 1V/ns.
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is VREF.
- 3. Inputs are not recognized as valid until VREF stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is VTT.
- 5. tHz and tLz transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid

transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on t DQSS.

- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. For command/address input slew rate ≥ 1.0V/ns. Slew rate is measured between V OH (AC) and V OL (AC).
- 10. For command/address input slew rate \geq 0.5V/ns and < 1.0V/ns. Slew rate is measured between VOH (AC) and V OL (AC).
- 11. CK/CK slew rates are ≥ 1.0V/ns.
- 12. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
- 13. For each of the terms in parentheses, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.

NT5DS64M4AT NT5DS64M4AW NT5DS32M8AT NT5DS32M8AW





14. An input setup and hold time derating table is used to increase t is and t in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	delta (t IS)	delta (t IH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+50	0	ps	1,2
0.3 V/ns	+100	0	ps	1,2

^{1.} Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

15. An input setup and hold time derating table is used to increase t DS and t DH in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	delta († DS)	delta (t DH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+75	+75	ps	1,2
0.3 V/ns	+150	+150	ps	1,2

^{1.} I/O slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

16. An I/O Delta Rise, Fall Derating table is used to increase t DS and t DH) in the case where DQ, DM, and DQS slew rates differ.

Input Slew Rate	delta († DS)	delta (t DH)	Unit	Notes
0.0 V/ns	0	0	ps	1,2,3,4
0.25 V/ns	+50	+50	ps	1,2,3,4
0.5 V/ns	+100	+100	ps	1,2,3,4

^{1.} Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

3. The delta rise, fall rate is calculated as: [1/(slew rate 1)] - [1/(slew rate 2)]

For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns

Delta rise, fall = (1/0.5) - (1/0.4) [ns/V] = -0.5 ns/V

Using the table above, this would result in an increase in t DS and t DH of 100 ps.

4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.


^{2.} These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

^{2.} These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

^{2.} Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.




Package Dimensions (400mil; 66 lead; Thin Small Outline Package)





Package Dimensions (60 balls; 0.8mmx1.0mm Pitch; CSP Package)



Note: All dimensions are typical unless otherwise stated.

Unit: Millimeters

NT5DS64M4AT NT5DS64M4AW NT5DS32M8AT NT5DS32M8AW

256Mb DDR333 SDRAM



Revision Log

Rev	Contents of Modification
10/01	Preliminary
	Changed to Revision 1.0
	Modified typo error for CSP package dimension
	Added tQHS on AC timing table
06/02	Changed to Revision 1.1
	Changed I _{DD2P} from 15mA to 25mA
	Changed I _{DD3P} from 15mA to 25mA
	Removed DDR300 speed sort
08/02	Changed to Revision 1.2
	Added t _{XARD} (Power down exit time) to AC Timing Table