Power MOSFET

-12 V, -6.4 A, Single P-Channel +TVS, ChipFET[™] Package

Features

- Low R_{DS(on)} MOSFET and TVS Diode ChipFET Package
- Integrated Drain Side TVS for 15 kV Contact Discharge ESD Protection
- 1.8 V Gate Rating
- This is a Pb-Free Device

Applications

• Battery Switch and Load Management Applications in Portable Equipment

MOSFET MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Paramo	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	-12	V		
Gate-to-Source Voltage	V _{GS}	±8	V		
Continuous Drain	Steady	T _A = 25°C	۱ _D	-4.5	А
Current (Note 1)	State	T _A = 85°C		-3.2	
	t ≤ 5 s	$T_A = 25^{\circ}C$		-6.4	
Power Dissipation (Note 1)	Steady State $T_A = 25^{\circ}C$		PD	1.1	W
	t ≤ 5 s			2.3	
Operating Junction and S	T _J , T _{STG}	-55 to 150	°C		
Storage Temperature Rar	TJ	-55 to 150	°C		
Lead Temperature for Sol (1/8" from case for 10		rposes	ΤL	260	°C

TVS MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Value	Unit
Peak Power Dissipation 8 x 20 ms Double Exponential Waveform (Note 2)	PPK	150	W
Human Body Model (HBM) Machine Model (MM) IEC 61000-4-2 Specification (Contact)	ESD	16 400 30	kV V kV

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	110	
Junction-to-Ambient – t \leq 5 s (Note 1)	$R_{\theta JA}$	55	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 3)	R_{\thetaJA}	225	-,

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Nonrepetitive Current Pulse per Figure 11.
- Surface Mounted on FR4 board using 1 in sq size (Cu area = 1.127 in sq [1 oz] included traces).




.

ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
-12 V	40 m Ω @ -4.5 V	
	53 mΩ @ −2.5 V	-6.4 A
	80 mΩ @ -1.8 V	

TVS




P-Channel MOSFET

TVS Diode



ChipFET CASE 1206A STYLE 6



ORDERING INFORMATION

Device	Package	Shipping [†]
NTHD2110TT1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic	Symbol	Test Co	ondition	Min	Тур	Мах	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(Br)DSS}	$V_{GS} = 0 V_{dc},$	I _D = -250 μA	-12			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -12 V,	T _J = 25°C			-1.0	μA
		V_{DS} = -12 V, V_{GS} = 0 V	T _J = 85°C			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V	_{GS} = ±8.0 V			±0.1	μA
ON CHARACTERISTICS (Note 6)	•	•					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS},$	I _D = -250 μA	-0.40		-0.85	V
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = -4.5 \	/, I _D = -6.4 A		33	40	mΩ
		V _{GS} = -2.5 \	/, I _D = -2.0 A		42	53	
		V _{GS} = -1.8 \	/, I _D = -1.7 A		57	80	
Forward Transconductance	9 FS	V _{DS} = -5.0 \	/, I _D = -6.4 A		13.7		S
CHARGES, CAPACITANCES AND GATE RESI	STANCE						4
Input Capacitance	C _{iss}	V _{DS} = -6.0 V, V _{GS} = 0 V f = 1.0 MHz			1072		pF
Output Capacitance	C _{oss}				260		1
Reverse Transfer Capacitance	C _{rss}				134		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = -4.5 V, V _{DS} = -6.0 V, I _D = -6.4 A			10.5	14	nC
Threshold Gate Charge	Q _{G(TH)}				0.6		
Gate-to-Source Charge	Q _{GS}	$I_D = -$	-6.4 A		1.3		
Gate-to-Drain Charge	Q _{GD}	1			2.8		1
SWITCHING CHARACTERISTICS (Note 7)	•						
Turn-On Delay Time	t _{d(on)}	V _{DD} = -6.0 V,	V_{GS} = -4.5 V, R _G = 6.0 Ω		7.5		ns
Rise Time	tr	I _D = -1.0 A,	R _G = 6.0 Ω		8.6		
Turn-Off Delay Time	t _{d(off)}				99.7		
Fall Time	t _f	1			49.8		
DRAIN-SOURCE DIODE CHARACTERISTICS	•						
Diode Forward Voltage	V _{SD}				-0.7	-1.0	V
					-0.6		
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 V,$ dI _S / dt = 100 A/µs, I _S = -1.7 A			41.7		ns
Reverse Recovery Charge	Q _{RR}	V _{GS} = 0 V, dI _S / dt = 100 A/μs, I _S = -1.7 A			22		nC


Surface Mounted on FR4 board using 1 in sq size (Cu area = 1.127 in sq [1 oz] included traces).
Surface mounted on FR4 board using the minimum recommended pad size.
Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
TVS DIODE		•				-
Reverse Working Voltage (Note 8)	V _{RWM}		12			V
Breakdown Voltage (Note 9)	V _{BR}	I _T = 1 mA	14.5		15.7	V
Reverse Leakage Current	I _R	V _{RWM} = 12 V		0.6	10	nA
Clamping Voltage (Note 10)	V _C	I _{PP} = 1 A (8 x 20 μs Waveform)			15.7	V
Clamping Voltage (Note 10)	V _C	$I_{PP} = 5 \text{ A} (8 \times 20 \ \mu \text{s Waveform})$			19.1	V
Maximum Peak Pulse Current (Note 10)	I _{PP}	8 x 20 μs Waveform			6.2	Α
Capacitance	CJ	V _R = 0 V, f = 1 MHz (Anode-to-GND)			60	pF

TVS devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.
V_{BR} is measured at pulse test current I_T.
Pulse waveform per Figure 11.

TYPICAL MOSFET PERFORMANCE CURVES











Figure 16. Typical Application Circuit

PACKAGE DIMENSIONS

ChipFET[™] CASE 1206A-03 ISSUE J



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ChipFET is a trademark of Vishay Siliconix

 H_{E}

e1

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC observed on the paper of the paper of the provided in the variant of the paper of the actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are some paper of the second intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, ad distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, and claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.00	1.05	1.10	0.039	0.041	0.043	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	2.95	3.05	3.10	0.116	0.120	0.122	
E	1.55	1.65	1.70	0.061	0.065	0.067	
е		0.65 BSC		0.025 BSC			
e1	0.55 BSC			0.022 BSC			
L	0.28	0.35	0.42	0.011	0.014	0.017	
HE	1.80	1.90	2.00	0.071	0.075	0.079	
θ		5° NOM	5° NOM				

